

SYSTEM INFORMATION



CONTENTS

TAKUWAKE.	11100
KITS	1
PC-UNIT	2
PERIPHERALS	3

SOFTWARE:	SW
APPLICATION	1
GRAPHIC	2
PRINTER APPLICATION	3
PATCHES	4
INSTALLS	5
OTHER	6

COMMUNICATION	COM
APPLICATION	31, 11
PATCHES	2
INSTALL	3
OTHER	4

EXAMPLE: SW3 Software Printer Application

Third Party S	upport Canter
---------------	---------------

Engineering & Manufacturing

 MCR GmbH
 TSC
 Phone 821/4051

 Ulmer Straße 160 · D-8900 Augsburg
 Telex 5 3749
 Telelax 821/405462
 For Information only without Guaranty. Chapter

Date

Page



SYSTEM INFORMATION

HARDWARE

- PROGRAMMABLE COMMUNICATIONS INTERFACE 2651 HW1-1.
- INTERRUPT FOR Z80 K211 HW1-2.
- HW1-3. OVERVIEW OF PERIPHERAL KITS
- HW1-4. K801 RS 232 SWITCHABLE
- K803 REAL TIME CLOCK HW1-5.
- HW1-6. K804 IEEE488 (IEC) BUS INTERFACE
- HW1-7. **K806 MOUSE INTERFACE**
- K215 BUFFERED SYNC/ASYNC INTERFACE HW1-8.
- HW1-9. K216 SCC COMMUNICATION INTERFACE
- HW1-10. K233 SHARED RAM
- HW1-11. K234 68008 PROCESSOR BOARD
- HW1-12. K600 OMNINET ADAPTER
- HW1-13. K231 EXTERNAL 16-BIT PROCESSOR
- K223 DLC INHOUSE INTERFACE HW1-14.
- HW2-1. INTERFACE SELECTION
- HW2-2. KEYBOARD INTERFACE AND KEYBOARD
- HW2-3. 16-BIT PROCESSOR WITH P I C.
- C3282 FIX DISK HW3-1.

Jaie



TSC

SYSTEM INFORMATION

In the K212 Serial Printer Interface and the K211 Communication Interface we use the Programmable Communication Interface Chip 2651 (NCR Part No. 006-1042033).

Programming lock at following pages.

PROGRAMMABLE COMMUNICATIONS INTERFACE (PCI)

2651

DESCRIPTION

The Signetics 2651 PCI is a universal synchronous/asychronous data communications controller chip designed for microcomputer systems. It interfaces directly to the Signetics 2650 microprocessor and may be used in a polled or interrupt driven system environment. The 2651 accepts programmed instructions from the microprocessor and supports many serial data communication disciplines, synchronous and asynchronous, in the full or half-duplex

The PCI serializes parallel data characters received from the microprocessor for transmission. Simultaneously, it can receive serial data and convert it into parallel data characters for input to the microcomputer.

The 2651 contains a baud rate generator which can be programmed to either accept an external clock or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode.

The PCI is constructed using Signetics nchannel silicon pate depletion load technology and is packaged in a 28-pin DIP.

FEATURES

- Synchronous operation 5 to 8-bit characters Single or double SYN operation Internal character synchronization Transparent or non-transparent mode **Automatic SYN or DLE-SYN Insertion** SYM or OLE stripping Odd, even, or no parity Local or remote maintenance loop back mode Baud rate: dc to 0.8M baud (1X clock)
- Asynchronous operation 5 to 8-bit characters 1, 1 1/2 or 2 stop bits Odd, even, or no parity Parity, overrun and framing error detection Line break detection and generation False start bit detection Autometic serial echo mode Local or remote maintenance loop back mode Baud rate: dc to 0.8M baud (1X clock) de to 50k baud (16X clock)

de to 12.5k baud (64X clock)


OTHER FEATURES

- internal or external baud rate clock
- 16 Internal rates-50 to 19,200 baud
- Double buffered transmitter and recelver
- Full or helf duplex operation
- TTL compatible inputs and outputs
- Single SV power supply
- No system clock required
- · 28-pin dual in-line package

APPLICATIONS

- Intelligent terminals
- Network processors
- Front end processors
- Remote data concentrators
- Computer to computer links
- Serial peripherata

PIN CONFIGURATION



PIN DESIGNATION

PIN NO.	SYMBOL	NAME AND FUNCTION	TYPE
27,28,1,2, 5-8	D ₀ -D ₇	8-bit data bus	1/0
21	RESET	Reset	1
12.10	Ac-A	Internal register select lines	1
13	R/W	Read or write command	. 1
11 6	CE	Chip enable input	1
22	OSA	Data set ready	1
24	OTR	Data terminal ready	à
23	ATS	Request to send	ā
17	CTS	Clear to send	Ĭ
16	OCD	Data carrier detected	i
18	TEMT/DSCHG	Transmitter empty or data set change	ò
9	TAC	Transmitter clock	1/0
25	RxC	Receiver clock	1/0
19	TaD	Transmitter data	0
3	RxD	Receiver data	Ĭ
15	TXADY	Transmitter ready	ò
14	RAROY	Receiver ready	0
20	BRCLK	Baud rate generator clock	ĭ
26	Vcc	+SV supply	
4	GND	Ground	i


Third Party Support Center		Date		Chapter	Page
NCR GmbH TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Taiex 5 3749 - Teletax 8211405462 For Information only without Guaranty	11.	.5.84	HW1	1.1



PROGRAMMABLE COMMUNICATIONS INTERFACE (PGI)

2651





BLOCK DIAGRAM

The PCI consists of six major sections. These are the transmitter, receiver, timing, operation control, modem control and SYN/DLE control. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the microprocessor data bus via a data bus buffer.

Operation Control

This functional block stores configuration and operation commands from the CPU and generates appropriate signals to various internal sections to control the overall device operation. It contains read and write circuits to permit communications with the microprocessor via the data bus and contains Mode Registers 1 and 2, the Command Register, and the Status Register. Details of register addressing and protocol are presented in the PCI Programming section of this data sheet.

Timing

The PCI contains a Baud Rate Generator (BRG) which is programmable to accept external transmit or receive clocks or to divide an external clock to perform data communications. The unit can generate 16 commonly used baud rates, any one of which can be selected for full duplex operation. See Table 1

Receiver

The Receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

Transmitter

The Transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE characters provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

INTERFACE SIGNALS

The PCI interface signals can be grouped into two types: the CPU-related signals (shown in Table 2), which interface the 2651 to the microprocessor system, and the device-related signals (shown in Table 3), which are used to interface to the communications device or system.

Third Party Support Ca	٥	эr	۲٠/		3	u	ום	D (זכ	ŧ	-0	ام	1	e	r
------------------------	---	----	-----	--	---	---	----	-----	----	---	----	----	---	---	---

NOR GMBH - TSC

Ulmer Straße 160 - D-8000 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5:3740 Telefax 8211405482 For Information only without Guaranty Cate

Chapter

11.5.84

Par

HW₁



SYSTEM INFORMATION

OPERATION

The functional operation of the 2651 is programmed by a set of control words supplied by the CPU. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc. The programming procedure is described in the PCI Programming section of this data sheet.

After programming, the PCI is ready to perform the desired communications functions. The receiver performs serial to paraltel conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.

Receiver

The 2651 is conditioned to receive data when the DCD input is low and the AxEN bit in the command register is true. In the asynchronous mode, the receiver looks for a high to low transition of the start bit on the RxD input line. If a transition is detected, the state of the RxD line is sampled again after a delay of one-half of a bit time. If AxD is now high, the search for a valid start bit is begun again. If RxD is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals

until the proper number of data bits, the parity bit, and the stop bit(s) have been assembled. The data is then transferred to the Receive Data Holding Register, the RxRDY bit in the status register is set, and the RIRDY output is asserted. If the character length is less than 8 bits, the high order unused bits in the Holding Register are set to zero. The Parity Error, Framing Error, and Overrun Error status bits are set if required. If a break condition is detected (AxD is low for the entire character as well as the stop bit (s.). only one character consisting of all zeros (with the FE status bit set) will be transferred to the Holding Register, The RxD input must return to a high condition before a search for the next start bit begins

When the PCI is initialized into the synchronous mode, the receiver first enters the hunt mode. In this mode, as data is shifted into the Receiver Shift Register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two redistant match, the hunt mode is terminated. and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set.

Otherwise, the PCI returns to the hunt mode (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization). When synchronization has been achieved, the PCI continues to assemble characters and transfer them to the Holding Register. setting the RxRDY status bit and asserting the RXRDY output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriete SYN sequence sets the SYN DE-TECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the Holding Register. Note that the SYN characters used to establish initial synchronization are not transferred to the Holding Register in any case.

PCI PROGRAMMING

Prior to initiating data communications, the 2651 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/OLE registers must be loaded. The PCI can be reconfigured at any time during program execution. However, the receiver and transmitter should be disabled if the change has an effect on the reception or transmission of a character. A flowchart of the initialization process appears in Figure 1.

The internal registers of the PCI are accessed by applying specific signals to the CE, R/W, A1 and A0 inputs. The conditions necessary to address each register are shown in Table 4.

The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions $A_1 = 0$, $A_0 = 1$, and R/W =1. The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner, The first write for read) operation addresses Mode Register 1, and a subsequent operation addresses Mode Register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 Register and Mode Register 1 by a RESET input or by performing a "Read Command Register" operation, but are unaffected by any other read or write operation.

The 2651 register formats are summarized in Tables 5, 6, 7 and 8, Mode Registers 1 and 2 deline the general operational characteristics of the PCI, while the Command Register controls the operation within this basic frame-work. The PCI indicates its status in the Status Register. These registers are cleared when a RESET input is applied.

Transmitter

The PCI is conditioned to transmit data when the CTS input is low and the TxEN command register bit is set. The 2651 indicates to the CPU that it can accept a character for transmission by setting the TxRDY status bit and asserting the TXADY output. When the CPU writes a character into the Transmit Data Holding Register, these conditions are negated. Data is transferred from the Holding Register to the Transmit Shift Register when it is idle or has completed transmission of the previous character. The TxRDI conditions are then asserted again. Thus, one full character time of buftering is provided.

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the stop bits, a new character is not available in the Transmit Halding Register, the TxD output remains in the marking (high) condition and the TREMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the Holding Register. The transmitter can be forced to output a continuous low IBREAKI condition by setting the Send Break command bit high.

Engineering & Manufacturing

In the synchronous mode, when the 2651 is initially conditioned to transmit, the TxD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the CPU. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity, if commanded) are generated by the PCI unless the CPU fails to send a new character to the PCI by the time the transmitter has completed sending the previous character. Since synchronous communications does not allow gaps between characters, the PCI asserts TxEMT and automatically "fills" the gap by transmitting SYN1s, SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the command mode. Normal transmission of the message resumes when a new character is available in the Transmit Data Holding Register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character.

Third Party Support Center		Date	Chapter	Fage
NCR GmbH - TSC	Phone 821/4051			
Ulmer Straße 160 · D-8900 Augsburg	Telex 5 3749 - Telefax 8211405462	11 6 04	1/1/4	
Epoineering & Manufacturing	For Information only without Guaranty	11, 5, 84	HW1	1.3

For Information only without Guaranty.



SYSTEM INFORMATION

Command Register (CR)

Table 7 illustrates Command Register. Bits CR0 (TxEN) and CR2 (RxEN) enable or disable the transmitter and receiver respectively. If the transmitter is disabled, it will complete the transmission of the character in the Transmit Shift Register (If any) prior to terminating operation. The TxD output will then remain in the marking state (high). If the receiver is disabled, it will terminate operation immediately. Any character being assembled will be neglected.

Bits CR1 (DTR) and CR5 (RTS) control the DTR and RTS outputs. Data at the outputs is the logical complement of the register data.

In asynchronous mode, setting CR3 will force and hold the TxD output low (spacing condition) at the end of the current transmitted character. Normal operation resumes when CR3 is cleared. The TxD line will go high for a least one bit time before beginning transmission of the next character in the Transmit Data Holding Register. In synchronous mode, setting CR3 causes the transmission of the DLE register contents prior to sending the character in the Transmit Data Holding Register. CR3 should be reset in response to the next TxRDY.

Setting CR4 causes the error flags in the Status Register (SR3, SR4, and SR5) to be cleared. This bit resets automatically.

The PCI can operate in one of four sub-modes within each major mode (synchronous or asynchronous). The operational sub-mode is determined by CR7 and CR6. CR7-CR6 = 00 is the normal mode, with the transmitter and receiver operating independently in accordance with the Mode and Status Register instructions.

In asynchronous mode, CR7-CR6 = 01 places the PCI in the Automatic Echo mode. Clocked, regenerated received data is automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled (CR2 = 1), but the transmitter need not be enabled. CPU to receiver communications continues normatly, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in Automatic Echo mode:

- Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD outout.
- 2. Transmit clock = receive clock.
- 1. THADY output = 1.
- 4. The TaEMT/DSCHG pin will reflect only the data set change condition.
- S. The TEEN command (CR0) is ignored.

Mode Register 1 (MR1)

Table 5 illustrates Mode Register 1. Bits MR11 and MR10 select the communication format and baud rate multiplier. 00 specifies synchronous mode and 1X multiplier. 1X, 16X, and 64X multipliers are programmable for asynchronous format. However, the multiplier in asynchronous format applies only if the external clock input option is selected by MR24 or MR25.

MR13 and MR12 select a character length of 5, 6, 7, or 8 bits. The character length does not include the parity bit, if programmed, and does not include the start and stop bits in asynchronous mode.

MR14 controls parity generation, if enabled, a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data. MR15 selects odd or even parity when parity is enabled by MR14,

In asychronous mode, MR17 and MR16 select character framing of 1, 1.5, or 2 stop bits. (If 1X baud rate is programmed, 1.5 stop bits defaults to 1 stop bits on transmit). In synchronous mode, MR17 controls the number of SYN characters used to establish

synchronization and for character fill when the transmitter is idle. SYN1 alone is used if MR17 = 1, and SYN1-SYN2 is used when MR17 = 0. If the transparent mode is specified by MR16, DLE-SYN1 is used for character fill, but the normal synchronization sequence is used.

Mode Register 2 (MR2)

Table 6 illustrates Mode Register 2. MR23, MR22, MR21, and MR20 control the frequency of the internal baud rate generator (BRG). Sixteen rates are selectable. When driven by a 5.0688 MHz input at the BRCLK input (pin 20), the BRG output has zero error except at 134.5, 2000, and 19,200 baud, which have errors of +0.016%, +0.235%, and +3.125% respectively.

MR25 and MR24 select either the BRG or the external inputs TxC and RxC as the clock source for the transmitter and receiver, respectively. If the BRG clock is selected, the baud rate factor in asynchronous mode is 16X regardless of the factor selected by MR11 and MR10. In addition, the corresponding clock pin provides an output at 1X the baud rate.



SYSTEM INFORMATION

In synchronous mode, CR7-CR6 = 01 places the PCI in the Automatic SYN/DLE Stripping mode. The exact action taken depends on the setting of bits MR17 and MR18.

- In the non-transparent, single SYN mode (MR17-MR16 = 10), characters in the data stream matching SYN1 are not transferred to the Receive Data Holding Register (RHR).
- in the non-transparent, double SYN mode tMR17-MR16 = 00, characters in the data stream matching SYN1, or SYN2 if immediately preceded by SYN1, are not transferred to the RNR. However, only the first SYN1 of an SYN1-SYN1 pair is stripped.
- In transparent mode (MR16 =1), characters in the data stream matching DLE, or SYN1 if immediately preceded by DLE, are not transferred to the RHR. However, only the first DLE of a DLE-DLE pair is stripped.

Note that Automatic Stripping mode does not affect the setting of the DLE Detect and SYN Detect status bits (SR3 and SR5).

Two diagnostic sub-modes can also be configured. In Local Loop Back mode (CR7-CR6 = 10), the following loops are connected internally:

- The transmitter output is connected to the months include
- 2. DTR is connected to DCD and RTS is connected to CTS.
- 3. Receive clock = transmit clock.
- 4. The DTR, RTS and TrD outputs are held high.
- The CTS, DCD, DSR and RxD inputs are ignored.

Additional requirements to operate in the Local Loop Back mode are that CR0 (TxEN), CR1 (DTR), and CR5 (RTS) must be set to 1. CR2 (RxEN) is ignored by the PCI.

The second diagnostic mode is the Remote Loop Back mode (CR7-CR6 = 11). In this mode:

- Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD output.
- 2. Transmit clock = receive clock
- No data is sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
- The RARDY, TARDY, and TAEMT/DSCHG outputs are held high.
- CRI (TxEN) is ignored.
- 6. All other signals operate normally.

Status Register

The data contained in the Status Register (as shown in Table 8) indicate receiver and transmitter conditions and modem/data set status.

SRO is the Transmitter Ready (TxRDY) status bit. II, and its corresponding output, are valid only when the transmitter is enabled. If equal to 0, it indicates that the Transmit Data Holding Register has been loaded by the CPU and the data has not been transferred to the Transmit Shift Register. If set equal to 1, it indicates that the Holding Register is ready to accept data from the CPU. This bit is initially set when the Transmitter is enabled by CRO, unless a character has previously been loaded into the Holding Register. It is not set when the Automatic Echo or Remote Loop Back modes are programmed. When this bit is set, the TxRDY output pin is low. In the Automatic Echo and Remote Loop Back modes, the output is held high.

SR1, the Receiver Ready (RxRDY) status bit, Indicates the condition of the Receive Data Holding Register. If set, it indicates that a character has been loaded into the Holding Register from the Receive Shift Register and is ready to be read by the CPU. If equal to zero, there is no new character in the Holding Register. This bit is cleared when the CPU reads the Receive Data Holding Register or when the receiver is disabled by CR2. When set, the RxRDY output is low.

The TxEMT/DSCHG bit, SR2, when set, indicates either a change of state of the DSR or DCD inputs or that the Transmit Shift Register has completed transmission of a character and no new character has been loaded into the Transmit Data Holding Register. Note that in synchronous mode this bit will be set even though the appropriate "fill" character is transmitted. It is cleared when the transmitter is enabled by CR0 and does not indicate transmitter condition until at

least one character is transmitted. It is also cleared when the Status Register is read by the CPU. When SR2 is set, the TxEMT/-DSCHG output is low.

SR3, when set, indicates a received parity error when parity is enabled by MR14. In synchronous transparent mode (MR16 = 1), with parity disabled, it indicates that a character matching the DLE Register has been received. However, only the first DLE of two successive DLEs will set SR3. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.

The Overrun Error status bit, SR4, indicates that the previous character loaded into the Receive Holding Register was not read by the CPU at the time a new received character was transferred into it. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.

In asynchronous mode, bit SR5 signifies that the received character was not framed by the programmed number of stop bits. (If 1.5 stop bits are programmed, only the first stop bit is checked.) In synchronous nontransparent mode (MR16 = 0), it indicates receipt of the SYN1 character is single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode (MR16 = 1), this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and, after synchronization has been echieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the Reset Error commend is given in asynchronous mode, and when the Status Register is read by the CPU in the synchronous mode.

SR6 and SR7 reflect the conditions of the DCD and DSR inputs respectively. A low input sets its corresponding status bit and a high input clears it.

Third	Party	Support	Center

NCR GmbH - TSC Ulmer Straße !60 D-8900 Augsburg Engineering&Manufacturing Phone 821/4051 Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty Date


11.5.84

Chapter

Page

HW1

2651 INITIALIZATION FLOW CHART




Third Party Support Canter		Sale	Chapter	Page
NCR GmbH ISC	Phone 821/4051			1 50
Ulmer Straße 160 - D-8900 Augsburg.	Telex 5 3 7 49 - Telefax 8211405 462		LIMA	1.6
Engineering & Manufacturing	For Information only without Guaranty	11.5.84	HW1	1.0



SYSTEM INFORMATION

TIMING DIAGRAMS (Cont'd)









SYSTEM INFORMATION

TIMING DIAGRAMS







SYSTEM INFORMATION

MODE REGISTER 1 (MR1)

MR17	MR16	MR1S	MR14	MR13	MR12	MA11	MR10
		Parity Type	Parity Control	Characte	r Longth	Mode and Ba	ud Rate Factor
ASTNCH: STOP 8 00 = INVALID 01 = 1 STOP BIT 10 = 11/2 STOP BIT 11 = 2 STOP BITS	TS	0 = OOD 1 = EVEN	0 = DISABLED 1 = ENABLED	00 = 5 01 = 6 10 = 7 11 = 6	BITS	1	
	SYNCH: TRANS- PARENCY CONTROL		16 E				
0 = DOUBLE SYN 1 = SINGLE SYN	0 = NORMAL 1 = TRANSPARENT		2.1			90	

NOTE

MODE REGISTER 2 (MR2)

MAZ7	MR26	MR25	MR24	MR23	MR22	MR21	MR20
		Transmitter Clock	Receiver Clock	_	Baud Rale	Selection	
		0 = EXTERNAL	0 = EXTERNAL	0000	= 50 BAUD	1000 = 1800	BAUD
		1 = INTERNAL	1 = INTERNAL	0001	- 75	1001 = 2000	
		1		0010	= 110	1010 = 2400	
Ø	Ø			0011	= 134.5	1011 = 3600	
•				0100	c 150	1100 = 4800	
				0101	- 300	1101 = 7200	
		9.		0110	- 600	1110 = 9600	
				0111	= 1200	1111 = 19.20	0

COMMAND REGISTER (CR)

CA7	CRE	CRS	CR4	CRO	CR2	CR1	CRO	
Operath	ng Mode	Request to Send	Reset Error		Receive Control (RxEN)	Date Terminal Ready	Transmil Control (TxEN)	
00 = NORMAL OPERATION 01 = ASYNCH; AUTOMATIC ECHO MODE SYNCH; SYN AND/OR			ERAOR FLAG IN STATUS REG	ABYNCH: FORCE BREAK 0 = NORMAL 1 = FORCE BREAK	0 = DISABLE 1 = ENABLE	0 = FORCE DTR OUTPUT HIGH 1 = FORCE DTR	0 = DISABLE 1 = ENABLE	
10 = LOCAL	RIPPING MODE LOOP BACK E LOOP BACK	OUTPUT LOW	(FE, OE, PE/DLE DETECT)	SYNCH: SENO DLE	1.7	OUTPUT LOW	OUTPUT LOW	
		0	7.	0 = NORMAL 1 = SEND DLE			0.00	

STATUS REGISTER (SR)

SA7	3.R6	SAS	\$R4	SRO	SR2	SA1	3A0
Data Set Ready	Date Cerrier Detect	FE/SYN Detect	Очестия	PE/DLE Detect	TaEMT/DSCHQ	RxADY	TERDY
0 = DSR INPUT IS HIGH 1 = DSR INPUT IS LOW	0 - DCD INPUT IS HIGH 1 -DCD INPUT IS LOW	ASYNCH: 0 = NORMAL 1 = FRAMING ERROR SYNCH: 0 = NORMAL 1 = SYN CHAR OETECTED	0 - NORMAL 1 - OVERRUN ERROR	ASYNCH: 0 = NORMAL 1 = PARITY EAROR SYNCH: 0 = NORMAL 1 = PARITY ERROR OR DLE CHAR RECEIVED	0 = NORMAL 1 = CHANGE IN DSR OR DCD, OR TRANSMIT SHIFT REGIS- TER IS EMPTY	0 = RECEIVE HOLDING REG EMPTY 1 = RECEIVE HOLDING REG HAS DATA	0 = TRANSMIT HOLDING REG BUSY 1 = TRANSMIT HOLDING REG EMPTY

Third Party Support Center	tv Support Canter
----------------------------	-------------------

NCR GmbH TSC

Ulmer Straße 160 - D-8900 Augsburg — Telex 5 3 7 49 - Telefax 821140 5 4 62 Engineering&Manufacturing

Phone 821/4051

For Information only without Guaranty

Date

11.5.84

Chapter

Page

HW₁

1.9

67



SYSTEM INFORMATION

2651 REGISTER ADDRESSING

K212	K211	CE	Αı	A 0	Ā/W 4 A2	FUNCTION
41	_	1	х	х	×	Tri-slate data bus
60H	70H	0	0	l o	0	Read receive holding register
64H	74H	0	0	0	1 1 1	Write transmit holding register
- 61H	71H	0	0	1	0	Read status register
65H	75H	0	0	1	1 1	Write SYN1/SYN2/DLE registers
62H	72H	0	1	0	0	Read mode registers 1/2
66H	76H	0	1	l o	1 1	Write mode registers 1/2
63H	73H	0	1	1	o	Read command register
67H	77H	0	1	'1	l 1	Write command register

Use IN; OUT opcodes by Z80, 8088

UD & 654 41 32 37 7 657 61

K801 implements all other port-addresses, as well. (Compare: Interface Selection)

Module 2661 is used in K801. By assynchron same programming

Pin: Clear-To-Send (CTS) will be recognizes more exactly

Compare: Hardware-record for printer will be o.k.


Third Party Support Center	
NCA GMEH TSC	
Ulmer Straße 160 - D-8900 Augsburg	
Engineering & Mapulacturing	



Interrupt for Z80 ~ K211


1. Simple modification for one interrupt in the system. (Bus)

RS-232C ADAPTER





SYSTEM INFORMATION



Engineering & Manufacturing


For Information only without Guaranty.



If you have another interrupt interface on the bus, you may destroy the IC U5.

2. Modification for more interrupt interfaces

RS-232C ADAPTER




You can use this interrupt only if you have a special application. For other applications you can't use this interface.

Third Party Support Center		Date	Chapter	Page
NCR GmbH TSC	Phone 821/4051	1		
Ulmer Straße 160 · D-8900 Augsburg	Telex 53749 - Telefax 8211405462	11 5 94	HW1	2 3
Engineering 21 / Aanufacturing	For Information only without Guaranty.	11. 5. 84	1177	2.3



SYSTEM INFORMATION



Third	Sarty	Support	Canter
11111	3 30 27		COLLE

NCR GMbH - TSC

Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5:3749 | Telefax 8211405462 For Information only without Guaranty Date 11. 5. 84

Chapter HW1

2.4

Page




K801


Interrupt for Z80 - K801

modification for

Interrupt in the system. (Bus)



LÖTSEITE - SOLDERSIDE



You can use this interrupt only if you have a special application. can't use this interface, other applications you For

not use with K235

20

Third Party Support Center

NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty Date **06.11.84**

Chapter Page
HW1 2.5

TSC

<u>ÜBERSICHT der Peripherie-Kits für DMV</u> <u>Overview of peripheral kits</u>

		Beschreibung Description
C.	3282-101	Freistehende Festplatte, 10MB, nicht erweiterbar
	2202 402	Winchester disk drive, not additional
C.	3282-102	Freistehende Festplatte, 10MB, erweiterbar
C.	3282-103	Winchester disk drive, additional with -103 Freistehende Festplatte, 10MB, für -102
٠.	3202-103	Winchester disk drive, additional for -102
Κ	018	Erweiterung auf 2. Flexdisk-Laufwerk
		Second flexible disk upgrade
K	200	64 auf 128 kB Speichererweiterung
	000	memory upgrade
K	202	64 auf 256 kB Speichererweiterung
K	208	memory upgrade 64 auf 512 kB Speichererweiterung
N	200	memory upgrade
Κ	210	Centronics Interface
		centronics parallel I/F
K	211	RS-232C Interface, Modem-Version
	040	serial I/F
K	212	RS-232C Interface, Drucker-Version
v	213	serial I/F PS 232C Interface Plotter Version
_	213	RS-232C Interface, Plotter-Version serialI/F
Κ	214	Leer-Kit mit Platine und Busstecker
	- 5	blank interface adapter & bus connector
K	215	RS-232C, synchron/asynchron, gepuffert
	- 69	buffered sync/async RS-232C adapter
K	216	SCC, 2-fach RS-232C
v	210	SCC communication adapter
K	219	<pre>Integriertes Modem(nur USA) integrated modem(only USA)</pre>
K	220	Diagnose-Modul
	CLO	diagnostic module
K	223	DLC Einbauinterface
		DLC inhouse I/F adapter
K	225	Diagnose-Diskette
.,	224	diagnostic diskette
K	231	8/16-bit Prozessor-Erweiterung(Einsteckmodul)
v	232	dual 8/16-bit processor upgrade
^	دعد	Arithmetik-Coprozessor(8087) numeric coprocessor
K	233	Gemeinsames RAM, Modul 16kB
-		shared RAM cartridge
K	234	68008-Prozessor-Modul(32Bit CPU)
		processor board

-	Third Party Support Center		Date	Chapter	Page
	NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3749 · Teletax 8211405462 For Information only without Guaranty	06.11.84	HW1	3.1



SYSTEM INFORMATION

	Beschreibung Description	
K 235	16-bit Prozessor mit Interrupt(intern)	
v 240	16-bit processor with interr. controller(inhouse)	
K 240	Kippvorrichtung für DMV tilt device	
K 600	Omninet-Transporter Interface omninet transporter	
K 801	RS-232C, programmierbar switchable RS-232C adapter	
K 803	Echtzeit-Uhr real-time-clock	
К 804	IEEE-488(IEC-625)-Interface IEEE-488 adapter	
K 806	Maus-Interface mouse adapter	
К 880	Einschubverriegelung cartridge lock	

Third Party Support Center

NCR GrinbH TSC Ulmer Straite 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 5:3749 Telefax 8211405462 For Information only without Guaranty Date

06.11.84

Chapter

37.70


| HW1





K801

SWITCHABLE RS-232 ADAPTER (K801)



IFSEL		SWITCH 4 2 1 B			PORT-ADDR.
	-	_	<u>'</u>		
0 A	0	0	0	0	60H – 67H
08	0	0	0	•	68H – 6FH
1 A	0	0	•	0	70H - 77H
1 B	0	0		•	78H - 7FH
2 A	0	•	0	0	30H - 37H
2 B	0	•	0	•	38H - 3FH
3 A	0	•	•	0	80H - 87H
38	0	•	•	•	B8H - BFH
4 A	•	0	0	0	COH - C7H
4 B		0	0	•	CBH - CFH
	<u> </u>				

DMV ZBO/BOB	Ι	2001	TCH		CABLE
CP/N MS-008 UCSD4	4	7	1	8	COMV
PLOTTER	00	0	000	00	2 1 3
	0	of	•	09	



Third	3	S	A 4
nira	צחומש	Support	Canter


NCR GMbH TSC

Ulmer Straße 160 - D-8900 Augsburg-Engineering & Manufacturing

Phone 321/40	51
Telex 5 3 7 4 9	Telefax 8211405462
For Information	n only without Guaranty




SYSTEM INFORMATION






K 801 SWITCH RS-232C



- ◆ 3 B4 NICHT BESTÜCKT B4 NOT MOUNTED
- # 2 LABEL ASSY 017-0032711 A "AUFGEKLEBT/GLUED LABEL SCHM 017-0032712 A "AUFGEKLEBT/GLUED"
- # 1 SCHEMATIC -NO.: 017-0032712-A



Third 2	arty Su	pport	Canter
---------	---------	-------	--------

NCR GmoH TSC Ulmer Straße #60 D-8900 Augsburg

Engineering & Manufacturing

Phone 321/4051
Telex 53749 - Teleiax 3211405462
For Information only without Guaranty

Date

Chapter

Page

06.11.84

ALL RESISTANCE VALUES ARE IN CHM
ASSY-NO.: 017-0032711-8

HW₁



SYSTEM INFORMATION

PARTS LIST of K 801 : switch RS-232C IF

REQD	PART DESCRIPT	TION			
1	PC-BOARD				
1	EPCI 2661			85	
2	MC 1489 LINE	E-RECEIVER		A4,A5	
1	MC 1488 LINE			A6	
1)- NAND		A3	
1	555 TIME			88	
1	5.0688 MHz 09			B1	
1	RC 337 TRAM			Q2	
1	BC 237 "	PNP		Q1	
2	BZX/C1V4 DIO)E		CR3,CR4	
2 2 4	1 A - RECTIFI	IER		CR1, CR2	
4	33 UF/16V (CAPACITOR-T.		C5,6,7,10)
1	120 PF/63V '	CER.		C2	
3	.1 UF/50V '	' -C.		C1,3,4	
1	1000PF/100V (CAPACITOR CER.		C8	
1	.01UF/50V '	-C.		C9	
1	10 KOHM F	RESISTOR		R8	
2	I KUMM	ı		R1,9	
1	390 OHM	102		R7	
1	2.7 OHM '	•		R6	
1	2*32P0L (CONNECTOR-PLUG		P1	
12	TERMINAL-WIRE			TB1	
1		RESISTOR NETWORK		RR1	
1		RESISTOR		R3	
1	SWITCH			S1	
1		QUAD-AND		B2	
1		QUAD-OR		D1	
1		3 TO 1 MUX		В3	
1		QUAD-XOR		. D2	
1		RESISTOR		R2	
1	2.2KUNM	1		R4	
1	8P0L 9	SOCKET, IC	FO	R S1	

Third Parry Support Canter

FICA GMOH ISC Ulmer Strate 160 - D-8900 Augsburg Engineering Manufacturing

Phone 621/4051

Talex 53 / 49 - Telefay 8211405462 For Information only without Guaranty Date

06.11.84


Chapter

Fade

HW₁

Page


4.5





RS-232 C Switchable Interface (K801) 017-0032712 Rev. B


			
Third Party Support Center		: Dale	Chapter
NCR GrnbH - TSC	Phone 821/405:		
Ulmer Straße 160 · D-8900 Augsburg	Telex 5 3 749 - Telefax 82 1140 5 462	06.11.84	HW1
Engineering & Manufacturing	For Information only without Guaranty.		

PIN ASSIGNMENTS & STRAPPING










Third	Party.	Support	Center
NCR G	moH 1	130	

Ulmer Straite 160 - D-8900 Augsburg Telex 5,3749 - Telefax 3211405452 Engineering & Manufacturing

Phone 321/4051 For information only without Guaranty

Date	Chapter	- Fide
06.11.84	HW1 =	4.6

K 803 REAL TIME CLOCK



- † 5 WIDERSTAND POS. 031 : A5-3 NACH +5V RESISTOR ITEM 031 : A5-3 TO +5V DC
- SCHALTERGRUNDEINSTELLUNG: 4B DEFAULT SWITCH POSITION: 4B
- * 3 W1,CA8,CA9,B4,B5 NICHT BESTÜCKT W1,CA8,CA9,B4,B5 NOT MOUNTED
- + 2 LABEL "ASSY 017-0032702-B" AUFGEKLEBT / GLUED LABEL "SCHM. 017-0032703-B" AUFGEKLEBT / GLUED
- + 1 SCHEMATIC NO.: 017-0032703 B

- ♦ 6 BL, CAB, CAS, BS NICHT BESTUCKT R4, CAB, CAS, DS NOT MOUNIED
- 45 WZ/I NACH WZ/Z VERBINDEN WZ/I 10 WZ/Z CONNECTICA
- . W2/3 NACH W2/4 INTERBROCHEN
- +) V/I NICHT BESTÜCKT
- 47 ALLE WIDERSTANDSWETTE SITO IN CHA ALL RESISTANCE VALUES ARE IN CHA
- +1 ASSY -NO.: 017 -0032702 A

NCR GmcH TSC Ulmer Straße 160 D-8900 Augsburg

Engineering & Manufacturing

hurg Tek

Phone 821/405i Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty Cala

06.11.84

Chapter

HW1


Page



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

REAL-TIME-CLOCK (K 803)



IFSEL switches

IFSEL	sv	SWITCH			PORT	
	4	2	1	В	HEX	DEC
0A	0	0	0	0	60-67H	96-103
9 B	0	0	0	•	68-6FH	104-111
1A	0	0	•	0	70-77H	112-119
1B	0	0	•	•	78-7FH	120-127
2A	0	•	0	0	30-37H	48- 55
2B	0	•	0	•	38-3FH	56- 63
3A	0	•	•	0	B0-B7H	176-183
38	0	•	•	•	B8-BFH	184-191
4A	•	0	O	0	C0-C7H	192-199
48	•	0	0	•	C8-CFH	200-207 1

IFSEL switch settings

Third Party Support Center

NCB GmbH TSC Ulmer Straße 160 - D-6900 Augsburg - Talex 5.3749 - Telofax 6211405462 Engineering & Manufacturing

Phone 321/4051 For Information only without Guaranty 06.11.84


Date

Chapter HW1

Page



SYSTEM INFORMATION





SYSTEM INFORMATION

PARTS LIST of K 803 : Real-time-clock IF

REQD	PART DESCRIPTION	
1	PC-BOARD	
1	MM 58167A RTC-uP	A7
1	74LS251 8 to 1 MUX	C1
1	74LS08 QUAD-AND	A4
1	74LS86 QUAD-XOR	A6
1	74LS86 QUAD-XOR 74LS175 QUAD-D-FF	A3
1	74LS00 QUAD-NAND	B1
1	74LSO4 HEX INVERTER	82
1	74LS12 TRIPPLE-NAND	B3
== 1	9*10k0HM RESISTOR NETWORK	RR1
1	33 UF/16V CAPACITOR-T.	CA10
1	15 PF/63V " CER.	CA5
5	.1 UF/50V " -C.	CA1,2,3,6,7
1	32768 Hz CRISTAL	X 1
1	200 KOHM RESISTOR	R3
2	1N4148 DIODE	CR1,2
1	1.2 KOHM RESISTOR	R2
. 1	3.6V NC-BATTERY	
1	2*32POL CONNECTOR-PLUG	P1
1	DIP-SWITCH	S1
SH 1	1.5 KOHM RESISTOR	R1
1	74LS74 DUAL-D-FF	A5
1	74LS245 OKTAL-BUS-TRANSCE	EIVER 86
1	2-30 PF CAPACITOR, VAR.	CA4
1	8.2V/.5W ZENER-DIODE	CR3
1	330 OHM RESISTOR	R4
1	10 KOHM "	R5

Third Party S	upport Center		Date	Chapter	⊃age
NCR GmbH = TS Uirner Straße 160 Endineering&Ma	- D-8900 Augsbi	Phone 821/4051 Telex 5 3749 - Felefax 8211405462 - For Information only without Guaranty	06.11.84	HW1	5.4



SYSTEM INFORMATION

a		С
+5V	1	+5V
IRO		+12V
RESET/	3	
IOW/	4	IOR/
	2 3 4 5 6	
BD1		BD0
8D3	7	BD2
BO5 BD7	8	BD4 BD6
BD/	10	806
	11	IDSEL/
	12	IFSEL 4
- AUTO/	13	
Cole.	14	
	15	
LGRD	16	
	17	
	18	
	19 20	
	21	
	22	
	23	
	24	
BA3	25	BA2
BA1	26	BAO
IFSEL3	27	IFSE L2
IFSEL1	28	IFSELO
	29 30	
WAIT/	30	INT/
LGRO	32	LGRD

Pin assignments P1

P2·1	STBY-INT/
-2	LGRD

Standby interrupt connector


Date








K 804 IEEE 488(IEC) BUS IF




- # 5 DRAHT-SCHALTER GRUNDEINSTELLUNG: GESCHLOSSEN S3/5 ~ S3/10 WIRE-SWITCH DEFAULT: CLOSED S3/5 ~ S3/10
- + 4 SCHALTERGRUNDEINSTELLUNG: 2B DEFAULT SWITCH POSITION: 2B
- +3 J1,J2,S2,B7 NICHT BESTÜCKT J1,J2,S2,B7 NOT MOUNTED



į	Third Party Support Center	60	Cate	Chapter	Page	1
	NCR GmbH FSC Ulmer Straße i60 - D-8900 Augsburg Engineering & Manufacturing	Phone 621/4051 Telex 5.3749 - Felefax 8211405462 For Information only without Guaranty.	06.11.84	HW1	6.1	



SYSTEM INFORMATION <u> 750</u>



Third Party Support Center

NCR GmbH TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing

Phone 321/4051

Telex 5 3749 Felerax 8211405462 For Information daily without Guaranty 06.11.84

HW₁



SYSTEM INFORMATION

PARTS LIST of K 804 : IEEE-488 IF

REQD	PART DESCRIPTION	
1	PC-BOARD	
1	uPD7210 GPIB-INTERFACE CONTROLLER	A6
1	75161 " -TRANSCEIVER	A4
1	75160 " -"	A5
E 1	74LS251 8 to 1 MUX	B2
1	74LS86 QUAD-XOR	A3
1	74LS32 QUAD-OR	A2
122	74LS125 QUAD-BUFFER	B1
1	_6_0_MHz CLOCK OSZILLATOR	X1
1	DIP-SWITCH	S1
1 =	9*10k0HM RESISTOR NETWORK	RR1
1	33 UF/16V CAPACITOR-T.	CA6
5	.1 UF/50V " -C.	CA1,2,3,4,5
1	2*32POL CONNECTOR-PLUG	P1
1	74LS02 QUAD-NOR	B5
1	220 OHM RESISTOR	R1

NCA GmbH TSC Ulmsr Straße 160 - D-8900 Augsburg

Engineering & Manufacturing

Phone 321/4051 Telex 5.3749 - Telefax 8211405462 For Information only without Guaranty Date

06.11.84

Chapter


Page

HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING



а		С
+5V IRQ	1	+5V
Reset/	1 2 3 4 5 6 7	IOR/
BD1 BD3	6 7	BD0 BD2
8D5 8D7	8 9	8D4 8D6
EOP/	10	ISEL4/
	13	DIR/
LGRD	15 16 17	
	18 19	
	20 21 22	
BA3	23 24 25	8A2
BA1 ISEL3/	26 27	BAO SEL2/
ISEL1/ DRQ1 DACK1/	28 29 30	DRQ0 DACKO/
LGAD	31	INT/ LGRD
	_1 _1	

Pin assignments P1

Thirm	Darty	Support	- antar

NCR GMbH TSC Engineering & Manufacturing

Phone 821/4051 Ulmer Straße 160 - D-3900 Augsburg — Telex 5.3.749 - Telefax 3.2.1140.5.462 For information only without Guarants Date

F230

06.11.84


HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

IEEE Cable



IEEE Cable

Follow instructions inside adapter cover: ignore any markings on switch assembly.


IFSEL	Sv 4	vitc 2	h ₁	4	Port Addresses
0A	0	0	0	•	60-67 Hex
OB	0	0	0	0	68-6F Hex
1A	0	0	•	•	70-77 Hex
18	٥	0	•	0	78-7F Hex
2A	0	•	0	•	30-37 Hex
28	0	•	0	0	38-3F Hex
3A	0	•	•	•	BO-B7 Hex
3B	0	•	•	0	B8-BF Hex
4A	•	0	0	•	CO-C7 Hex
4B	•	٥	0	0	C8-CF Hex
○ = Open • = Closed					

IFSEL Switch settings

i	Third Party Support Center		Date	Chapter	Page	
	NCR GmoH TSC Ulmer Straße 160 D-3900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information: only without Guaranty	06.11.84	HW1	6.6	



SYSTEM INFORMATION



IEEE-488 Interface (K804) 017-0032641 Rev. B

Third Party Support Canter

MCR GmbH - TSC

Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051

Telex 5 3 7 49 Telefax 3211405462 For Information only without Guaranty.

Date

Chapter


Page

06.11.84

HW₁



K 806 Mouse Interface



JUMPER STRAPPING

40	197	JUMPER	CLOSED	
JUMPER	CLOSED	J6	J7	INTERFACE-SELECT
11	X	×	1	IFSELØa/
J1	Х		X	IFSELØb/
J2	Х	X		IFSEL 1a/
J2	Х		X	IFSEL1b/
13	X	X		IFSEL 2a/
13	Х		X	IFSEL 2 b/
14	Х	X		IFSEL 3a/
14	X		X	IFSEL 35/
J5	X	X		IFSEL 4a/
15	X		Х	IFSEL 4b/


- #4 UI IN K806 AUFGEFÜHRT UI LISTED IN K806
- + 2 CR1, C5 NICHT BESTÜCKT CR1, C5 NOT MOUNTED

SWITCHES		SELECTED MOUSE
JB, J9, J10	OFF	HAWLEY MOUSE, ALPS MOUSE
18, 19, 110	ON	DEPRAZ MOUSE

Third Party Support Center		Date	Chapler	Page	
NCR GmbH - TSC Ulmer Straße 150 - D-8900 Augsburg Epigneering® Manufacturing	Pagne 821/4051 Telex 5:3749 - Telefax 8211405462 For information only without Grazanty	06.11.84	HW1	7.1	



SYSTEM INFORMATION



Third Party Support Canter

HCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing Phone 821/4051
Telex 5.3749 - Teletax 8211,405462
For Information only without Guaranty

06.11.84

Daie

HW1

7.2

Fage



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

P1 +5V 2 XA/Y1 3 XB/Y2 4 YA/X2 5 YB/X1 6 S1/BND 7 S3 8 S2 9 GND/S1

Mouse connector pin assignments

77.	Jumpers Closed
IFSEL Oa/ IFSEL Ob/ IFSEL 1a/ IFSEL 1b/ IFSEL 2a/ IFSEL 3a/ IFSEL 3a/ IFSEL 4a/ IFSEL 4b/	J1, J6 J1, J7 J2, J6 J2, J7 J3, J6 J3, J7 J4, J6 J4, J7 J5, J6 J5, J7

IF SEL Jumpers

Alps Mouse, Hawkey Mouse	18, 19, 110 Off
Depraz Mouse	18, 19, 110 Off


Mouse selection jumpers



SYSTEMUNFORMATION

PIN ASSIGNMENTS & STRAPPING

MOUSE INTERFACE (K 806)



1	+5∨
3	200
4	IOR/
6	D0
7	D2
8	D4
	D6
11	IDSEL/
	IFSEL4/
16	
17	
20	200 100
21	
22	
24	
25	
	AO IFSEL2/
28	IFSE LO/
29	
	INT/
32	GND
	2 3 4 5 6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20

Pin assignments P1

HICR GMBH TSC

Ulmer Straite 160 D-8900 Augsburg Engineering & Manufacturing

Phone 321/4051 Telex 53749 - Telelax 2211405462 For Information only without Guaranty Date

06.11.84

Crispter

23GB

HW1



SYSTEM INFORMATION

PARTS LIST of K 806 : MOUSE IF

REQD	PART DESCRIPTION	N		
1	PC-BOARD			
1	uPD8741 PERIPH	ERAL INTERFACE,PROGR	•	U1
1	74LS244 OKTAL-1	BUS-DRIVER		U2
1	74LS132 QUAD-N/	AND SCHMITT-TRIGG.		U3
1	74LS32 QUAD-OF	R		U4
1		VERTER SCHMITT-TRIGG		U5
<u> </u>	74LS136 QUAD-X			U6
1	9*10k0HM RESIST			U7
ż	2.4 kOHM RESIST			R1,2
2	3.3 kOHM "			R3,4
1		STAL OSC.		X1
ż		ACITOR-CERAMIC		C6,7,8,9,10,11,12
1	3.3 UF/16V CAP			C13
À	.1 UF/50V "	-C.		CA1,2,3,4
1		NECTOR-PLUG		P1
i		EPTACLE		P2
i		KET, IC	FOR	

NCR Gmbh TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 321/4051
Telex 53749 · Tolelax 8211405462
For Information only without Guaranty

Date

06.11.84


Chapter HW1

-304



SYSTEM INFORMATION

BUFFERED SYNC/ASYNC ADAPTER (K 215)



a		С
+5V	1	+5V
PERC/ RESET/	2 3 4	+12V
IOW/	4 5	IOR/
8D1	6	800
BD3	7	BD2 BD4
BD5 BD7	9	8D6
	10	
n —secon	11	IDSEL/ IFSEL4
AUTO/	13	522.
	14 15	
LGRD	16	
	17 18	1
	19	-
20.00	20 21	
32	22	
	23	
BA3	24 25	
.505.0	26	BAO
IFSEL3	27 28	IFSEL2
	29	
	30	
LGRD	32	LGRD

Pin assignment P1

Third Party Support Center

NCR GMbH TSC

Ulmer Straße 160 · D-8900 Augsburg-Engineering & Manufacturing Phone 821/4051

Telex 53749 Telefax 8211405462 For information only without Guaranty

Date

06.11.84


Chapier

HW1

2 ::e



SCHEMATICS



Buffered Async/Bisync Interface (K215) 017-0032792 Rev. C

NCR GmbH - TSC

Ulmer Straße 160 - D-8900 Augsburg Engineering Stranulacturing Phone 821/4051
Telex 5.3749 - Telefax 8211405462
For Information only without Guaranty

Date

06.11.84

Chapter


HW₁

Pa4.3




SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING



IFSEL	11	Port Address	
10		10	
0A	11-12 and 9-10	60-67 hex	
OB	13-14 and 9-10	68-6F hex	
1A	11-12 and 7-8	70-77 hex	
1 B	13-14 and 7-8	78-7F hex	
2A	11-12 and 5-6	30-37 hex	
28	13-14 and 5-6	38-3F hex	
3A	11-12 and 3-4	B0-87 hex	
38	13-14 and 3-4	B8-BF hex	
4A	11-12 and 1-2	CO-C7 hex	
4B	13-14 and 1-2	C8-CF hex	



Third	Do merce	Support	Canina
1 auru	CALLY	Support	

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 - Telelax 8211405462 For Information only without Guaranty 06.11.84

Chapter

Pare

HW1



SYSTEM INFORMATION

PARTS LIST of K 215 : buffered sync/async RS-232C IF

REQD	PART DESCRIPTION	
1	PC-BOARD	
1	8741 PROCESSOR WITH FIRMWARE	U1
1	PCI 2651	U2
1	6116 RAM 2K*8	U3
2	MC 1489 LINE-RECEIVER	U4,15
1	MC 1488 LINE-DRIVER	U5
1	74LS02 QUAD-NOR	บ6
1	74LS05 HEX INVERTER	ีน7
1	74LS32 QUAD-OR	U8
1	74LS244 OCTAL-BUS-DRIVER	U9
1	74LS175 QUAD D-FF	U10
1	74LS377 OCTAL D-FF	U 1 1
1	ICL7660 VOLTAGE-REGUL.	U12
_ 1	5.0688 MHz OSCILLQUARZ	U13
1	5*1.2kOHM RESISTOR-NETWORK	U14
2	510 OHM RESISTOR	R1,2
1 🐇	220 OHM "	R3
2	1.2 kOHM "	R4,5
2 2	10 UF/16V CAPACITOR-T.	C7,8
1	3.3 UF/15V " -T.	C10
1	120 PF/63V " CER.	C6
6	.1 UF/50V " -C.	C1,2,3,4,5,9
1	3.3V DIODE-ZENER	CR1
1	1A RECTIFIER	CR2
1	40POL SOCKET, IC	FOR U1
1	2*32POL CONNECTOR-PLUG	P1

Date


HW1




SYSTEM INFORMATION

SCC COMMUNICATION INTERFACE (K216)







2 CHANNEL SERIAL CABLE

Third	Party	Support	Center
-------	-------	---------	--------

NCR SmbH - ISC

Ulmer Straite 160 - D-8900 Augsburg Engineering & Manufacturing Phone 321/4051

Telex 5:3749 - Teletax 6211405462 For Information only without Guaranty Sate

Chapter

Page

06.11.84

HW1





SYSTEM INFORMATION

K 216 SCC COMMUNICATION I/F

Description at a glance:

- With usage of the Z 8530 SCC communication controller two independent serial channels (full duplex) can be used (channel select by address line 1 / BA1)
- Switchable Portadress: I/F SEL 0 4 (internal by jumbers)
- Asynchronous mode with 5 8 bit data, 1, 1 1/2 or 2 stopbits
- Programmable for NRZ, NRZI or FM data encoding
- Break detection and generation
- Parity, overrun and framing error detection
- Synchronous mode, CRC generation and checking
- SDLC/HDLC mode
- Local loopback and auto echo modes
- Switchable for MP/M (internal jumber)
- Interconnection cables are shielded, length 10 m, peripheral plug type D-subminiatur (25 pins)
- Description of interface signals:

			3
PIN	1	FRAMEGRD	frameground
PIN	2	TXD	data transmitted $(+/-3 \text{ V to } +/-12 \text{ V})$
Pin	3	RXD	data received
PIN	4	RTS	request to sent, I if DM V wishes to transmit
PIN	5	CTS	clear to sent, I for data transmission (input)
PIN	7	LGRD	logic ground
PIN	8	DCD	carrier detect, I for receiving data (input)
PIN	9	SYNC	
NIA	15	TRXCR	
PIN	16	TRXCS	
PIN	17	RTXC	
PIN	20	DTR	data terminal ready: DM V ready to receive data

Third Party Support Can	nte:
-------------------------	------

Engineering & Manufacturing

NCR GmbH TSC Ulmer Straße 180 D-8900 Augsburg

Phone 821/4051
Telex 5.3749 Telerax 8211405462
For Information only without Guaranty.

06.11.84

Date


Chapter

Pa ja

HW1



SYSTEM INFORMATION



SCC Communication Interface (K216) 017-0033564 Rev. B

Third Party Support Center

NCR GmbH - TSC

Ulmor Straße 160 - D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty Dale

06.11.84

Chapter

Page

HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

K216 SCC

K216 - V001	мРМ	MPM/	S13	
MPM Operation	•	0	0	
Two Channel RS-232	0	•	•	

K216 - V002	S2-1	S2-2	\$2-3
MPM Operation	•	o	0
Two Channel RS-232	0	•	•

Strapping SCC communication interface

IFSE	<u>. </u>	Switch 1 2 4 5 6		Port Address
	0A1	*****	0 0	60 - 63 Hex
	0A2	x 0 x 0 0	0 0	64 - 67 Hex
IFSEL 0	081	0 x x 0 0	00	68 - 68 Hex
	0B2	0 0 x 0 0	0 0	6C - 6F Hex
	1A1	x x o x o	0 0	70 - 73 Hex
	1A2	x 0 0 x 0	0 0	74 - 77 Hex
IFSEL 1	181	0 x 0 x 0	0 0	78 - 78 Hex
	1 B2	0 0 0 x 0	ه ه	7C - 7F Hex
	2A1	*****	0 0	30 - 33 Hex
	2A2	x 0 0 0 x	٥٥	34 - 37 Hex
IFSEL 2	281	0 x 0 0 x	0 0	38 - 38 Hex
540	282	0 0 0 0 x	ه ه	3C - 3F Hex
	3A1	* * 0 0 0	x O	B0 - B3 Hex
	3A2	x 0 0 0 0	x o	84 - 87 Hex
IFSEL 3	381	0 x 0 0 0	x o	88 - 88 Hex
127	382	00000	x o	BC - BF Hex
(A)	4A1	* * 0 0 0	о ж	CO - C3 Hex
	4A2	* 0 0 0 0	o x	C4 - C7 Hex
IFSEL 4	4B1	0 * 0 0 0	0 x	C8 - CB Hex
	4B2	0 0 0 0	0 x	CC - CF Hex
x = cl	osed			a = apen

SCC Communication Cartridge

Third	Party	Support	Canter

Date


Es de



SYSTEM INFORMATION

SHARED RAM (K 233)

PIN ASSIGNMENTS & STRAPPING



a		С
a		C
+5∨	1	+5∨
	2	+12V
RESET/	- 3	
IWR/	4	IRD/
MWR/	5	MRD/
BD1	6	BD0
BD3	7	BD2
BD5	8	BD4
BD7	9	BD6
	10	. 10
	11	
INTAK/	12	IFSEL4/
(13	DIR/
1	14	1
PCLK	- 15	
GRD	16	TRAMD/
BA19	17	BA18
BA 17	18	BA16
BA15	19	BA14
8A13	20	BA12
BA11	21	BA10
8A9	22	BA8
BA7	23	BA6
BA5	24	BA4
BA3	25	BA2
BAI	26	BAO
IFSEL3/	27	IFSEL2/
IFSEL 1/	28	IFSE LO/
	29	10
	30	
COD	31 32	INT/
GRD	_32	GAD

Pin assignments P1 (shared RAM)

Third F	artv	Support	Canter
---------	------	---------	--------

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051

Telex 5 3 7 49 Telefax 8 2 11 4 0 5 4 6 2 For Information only without Guaranty

Date

Chapter

Page

06.11.84

HW1



SYSTEM INFORMATION

K 233 SHARED RAM BOARD

Description at a glance:

- 16 KByte static RAM with following adressrange: COOO H FFFF H
- Function of shared RAM switchable by portadress 7F H
- Independent from bankswitching available in all memory banks
- With MP/M operating system the 8-bit DM V with Z 80 can support 256 K RAM
- This function requires the memory expansion K 202 (192 K) or K208 (448 K)

PARTS LIST of K 233 : shared RAM

RE(חר	PART DESCRI	PTION		
	,	TART DESCRI			
	1	PC-BOARD			
	2	6264 CM	OS-RAM 8k*8		D1,2
	150	PAL, progra	mmed		D3
	1	74LS74 DU	AL-D-FF		D4
	1	1.0 kOHM	RESISTOR		R1
	3	.1 UF/50V	" -C.		CB1,2,3
	1	2*32P0L	CONNECTOR-PLUG		P1
	1	24P0L	SOCKET, IC	FOR	D3
	2	24P0L	SOCKET, IC	FOR	D1,2


į	Third Party Support Center		Date
	NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5.3.749 - Teletax 8211405462 For Information only without Guaranty	06.11.84



SYSTEM INFORMATION

K233

SCHEMATICS



Shared RAM (K233) 017-0033582 Rev. A

Ī	Third Party Support Center		Date	Chapter	Ps 19	
	NCR GmbH TSC Ulmer Straße !60 · D-8900 Augsburg Engineering&Manufacturing	Phone 321/4051 Telex 5.3749 - Telefax 8211405462 For Information only without Guaranty.	06.11.84	Н₩1	10.3	



SYSTEM INFORMATION

Third Party Support Canter

NCR GmpH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty Chaple:


Date

Page



SYSTEM INFORMATION

68008 PROCESSOR BOARD (K234)



	a	ь	С
1 2	+5∨	7.4	+5∨
3	RESET/		
4	IOW/		IOR/
5	MEMW/		MEMR/
6	D 1		00
7	D3		D2
8	D 5	TIMINT	D4
9	D7		D6
10		WAITP/	
11		HOLDDMA/	372
12	INTAC/	PROCCH/	
13		HOLDA16	
14	THOLD/		HOLDA
15			
16	GRD		
17	BA19	16 BIT SET	BA18
18	BA17		BA16
19	A15		A14
20	A13	MEMRQ/	A12
21	A11		A10
22	A9		A8
23	A7		A6
24	A5		A4
25	A3		A2
26	A1		AO
27	45		
28			
29	Th _{an}		
30		100	50
31 32	GRD		INT/ GRD
32	GRD		

Pin assignments Processor 68008

Third Party Support Center

NCR GmbH - TSC

Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3 7 49 Telefax 82 ! 14 0 5 4 6 2 For information only without Guaranty

_ale

06.11.84

Chapter

Page

HW1





SYSTEM INFORMATION

K234 MC 68008 PROCESSORBOARD

Description at a glance:

- The 68008 enables the DM V to handle CP/M 68K incl. C-Compiler
- Using 8-bit databus while providing the benefits of a 32-bit microprocessor architecture
- Code compatible to the 68000
- In the DM V environment as much 512 Kbyte linear adress space
- The 68008 operates with a 8 MHz clock frequency
- Memory mapped I/O

PARTS LIST of K 234: 68008 processor-board

REQD	PART DESCRIPTION	10	16 D	
1	PC-BOARD			-
1	68008 32-BIT PROCESSOR		D1	
2	74LS74 DUAL-D-FF		D9,10	
1	74LS321 CRISTAL-CONTROLL. OSCIL	LATOR	D5	
1	74LS245 OCTAL-BUS-TRANSCEIVER		D2	
1	74LS38 QUAD-NAND-BUFFER		D8	
1	PAL, programmed		D4	
1	PAL, programmed		D7	
1	8*1 kOHM RESISTOR NETWORK		RW -	
2	1.0 kOHM RESISTOR		R1,2	
1	6.0 MHZ CRISTAL		B1	
4	.1 UF/50V " -C.		CB1,2,3,4	
1	COIL		L1	
1	3*32POL CONNECTOR-PLUG		P1	
1	40POL SOCKET, IC	FOR	D1	
2	24P0L "	FOR	D4,7	

1	hird	Party	Support	Canter
---	------	-------	---------	--------


MCR GribH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering 2 Manufacturing Phone 621/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty. 06.11.84

Chapter HW1

Page 11.2



SYSTEM INFORMATION



T':	A	Support	O 4
1 Altra	2 anv	SUDDOM	Lanier

NC3 GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering&Mariulacturing

Phone 321/4051

Telex 53749 - Telelax 8211405462 For Information only without Guaranty. Dale


06.11.84

Chapter HW₁

Page 11.3

SYSTEM INFORMATION

OMNINET ADAPTER (K 600)



Interface PCB


a		С
+5V PERC/	- 1	+5∨
RESET/	3 4	
IOW/ MEMW/	4	IOR/
BD1	5 6	MEMR/ BDO
BD3	7 1	BD2
805 807	9	BD4 BD6
READYDMA	10	ABTRI/
	11 1	IDSEL/
AUTO/	13	DIR/
THOLD/	14 15	HLDA/
	16	
BA19	17	BA18
BA17 BA15	18 19	BA16 BA14
BA13	20	BA12
BA11 BA9	21 22	BA10 BA8
BA7	23	BA6
BA5 BA3	24 25	BA4 BA2
BAI	26	BAO
IFSE L3/	27	IFSEL2/
DRQ1	28 29	.63
DACK1/	30	=4
LGRD	31 32	INT/ LGRD


Pin assignments P1

Third Party Support Center		Date	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 321/4051 Telex 5 3 7 49 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW1	12.1



SYSTEM INFORMATION





K600

Third	Party	Support	Center
-------	-------	---------	--------

NCR GmbH TSC

Ulmer Straße 160 - Di 8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 53749 - Telefax 8211405462 For Information only without Guaranty Dale

Chapter

Page

06.11.84

HW1




SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

REQUESTER		SWITCH	REQU	ESTER	SWITCH
10		SETTING	ID		SETTING
HEX	DEC	122456	1151	250	
0	0	123456	HEX	DEC	123456
1	1	000000	20	32	000001
2	-	100000	21	33	100001
3	2	010000	22	34	010001
4	3	110000	23	35	110001
	4	001000	24	36	001001
5	5	101000	25	37	101001
6	6	011000	26	38	011001
7	7	111000	27	39	111001
8	8	000100	28	40	000101
9	9	100100	29	41	100101
A	10	010100	2A	42	010101
8	11	110100	2B	43	110101
С	12	001100	2C	44	001101
D	13	101100	2 D	45	101101
E	14	011100	2E	46	011101
F	15	111100	2F	47	111101
10	16	000010	30	48	000011
11	17	100010	31	49	100011
12	18	010010	32	50	010011
13	19	110010	33	51	110011
14	20	001010	34	52	001011
15	21	101010	35	53	101011
16	22	011010	36	54	011011
17	23	111010	37	55	111011
18	24	000110	38	56	000111
19	25	100110	39	57	100111
1A	26	010110	3A	58	010111
18	27	110110	3B	49	110111
1C	28	001110	3C	60	001111
10	29	101110	3 D	61	101111
16	30	011110	3E	62	011111
1F	31	111110	3F	63	111111
				لحتت	


Requester switch settings



Transporter Switches (Unit Identification Switches)

K600

Third Party Support Center		Dale	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5:3749 Teletax 8211405462 For Information only without Guaranty	06.11.84	HW 1	12.3



K600

Third Party Support Car	iter
-------------------------	------

LIGE GmbH - TSC

Ulmer Strade 160 - D-6900 Augsburg Tetex 5,3749 - Telefax 8211405462 Engineering & Wanufacturing

Phone 821/4051

For Information only without Guaranty


06.11.84

Chapter HW1 Fage 12.4



SYSTEM INFORMATION

SCHEMATICS Section 8



2 of 2

Interface

K600

•	nira	Sauth	Support	Canter

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing

Phone 821/4051
Telex 5 3 749 Telefax 8211405462
For Information only without Guaranty

06.11.84

Date


Chapter

Eage

HW1



SYSTEM INFORMATION




K600

Third Party Support Canter		Lale	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering&Manulacturing	Phone 821/4051 Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW1	12.6



SYSTEM INFORMATION



K600

Third	Party	Support	Center
-------	-------	---------	--------

NICA GmbH - TSC Ulrner Straße 160 - D-2900 Augsburg Engineering & Manufacturing

Phone 821/405!

Talex 5 3 7 49 Telefax 821; 405 462 For Information only without Guaranty.

Date

Chapter

Page


06.11.84

HW1



SYSTEM INFORMATION

EXTERNAL 16-BIT PROCESSOR (K 231)



J1 closed J2 closed

	a	b	c
1	+5 1/	+5 V	+5 V
2	OPT 2		+12 V
3	RESET/		RESETIN/
4	10W/		IOA!
5	MEMW/		MEMR/
6	וס		00
7	D3		D2
8	05		D4
9	ו זס		D 6
	READYDMA	READYP	ABTRI/
11	EOP/	HOLD	
12	INTACK/	SWITCH 16/	IFSEL4/
13	DBTRI/	HLDA 16	DIR/
14	THOLD/	16 BITAV/	HLDA
15	PCLK/	STDMARQ/	CLK1
16	LGRO	LGRD	TRAMD/
17	BA19	16 BITSET /	BA 18
18	BA17		BA16
19	A15		A 14
20	A13	MEMRQ/	A12
21	ATI		A10
22	A9		8A
23	A7		A6
24	A5		A4
25	A3		A2
26	A1		A0
27	IFSEL3/		IFSEL2/
28	IFSEL1/		IFSELO/
29	DRQ1		DRQ0
30	DACK1/		DACKO/
31	WAIT/		INT/
32	LGRD	LGAD	LGAD

Pin assignments J107/107A (diagnostics/16-bit processor)


Third Party Support Center
NCR GmbH = TSC
Ulmer Straße 160 - D-8900 Augsburg

Engineering & Manufacturing

Date



SYSTEM INFORMATION



Third Party Support Cantar
NCR GrnbH - TSC
Ulmer Straße 160 + D-8900 Augsburg

Engineering & Manufacturing

Phone 321/4051
Telex 53749 - Telefax 8211405462
For Information only without Guaranty.

O6.11.84


Chapter Page

HW1 13.2




SYSTEM INFORMATION

DLC INHOUSE INTERFACE (K223)



DLC Inhouse I/F, board assy



DLC inhouse controller, board assy

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3 7 49 · Telefax 8211 40 5 4 6 2 For Information only without Guaranty. Date

06.11.84

Chapter

Page


HW₁

14.1 14.6



SYSTEM INFORMATION

K223



Header	W1	W2	W3	Port Address
IFSEL 2	A - 8 A - 8	A - B	A - B B - C	30 - 3F (Hex) 80 - BF (Hex)

DLC inhouse controller

1	+5∨
2	TSTART/
3	4MSINT
4	LED
5	GND
6	GND
7	GND
8	RDM
9	4MSSTOP/
10	+12V
11	+12V
12	TDM/
13	TDM
14	+5∨
	1

Pin assignments J3 (DLC-Inhouse Controller)

Taird	2250	nogeuE	Capier
nire	Party	Subbort	Center

NCR GMbH TSC

Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 53749 - Teletax 8211405462 For Information only without Guaranty. 06.11.84

Chapter HW1 Page 14.2



SYSTEM INFORMATION

K223

PIN ASSIGNMENTS & STRAPPING

a		c
		-
+5∨	1	
+5V	2	+12V
RESET/	3	IFSEL/
IOW/	4	IOR/
	5	1
DI	6	D0
D3	7	D2
D5	8	D4
D7	9	D6
READYDMA	10	
E:OP/	. 11	
1	12	
	13	DIR
	14	
PCLK	15	
GND	16	
	17	
	18	
	19	
11,	20	
1 1	21	
	22	
A7	23	A6
A5	24	A4
A3	25	A2
A1	26	A0
IFSE L3/	27	IFSEL2/
	28	
DRQ1	29	DRQO
DACK1/	30	DACKO/
WAIT	31	
GND	32	GND

Pin assignments J1 (DLC-Inhouse Controller)

Thi	rd ?	Party	Support	Center
-----	------	-------	---------	--------

NCR GmbH TSC

Ulmer Straße :60 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051

Telex 53749 - Telefax 8211405462 For Information only without Guaranty.

Cale

Chapter

Page

06.11.84


HW1



SYSTEM INFORMATION

SERVICE MANUAL

SCHEMATICS Section 8



DLC Inhouse Interface (K223) 017-0033972 Rev. C

Third Party Support Canter

NCR GmbH TSC Ulmar Straße 160 D-8900 Augsburg Engineering & Manalacturing Phone 32t/4051 Telex 53749 - Taietax 32tt405462 For Information only without Guaranty Date

06.11.84


Chapter

Page

HW1



SYSTEM INFORMATION




Telex 5 3 7 49 | Teleiax 8211 40 5 4 62


For Information only without Guaranty

Ulmer Straße 160 D-8900 Augsburg

Engineering & Manufacturing

SYSTEM INFORMATION





Third Party	Support	Canter
-------------	---------	--------

NCR GMbH TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051


Telex 5 3 749 Telefax 3211405 462 For Information only without Guaranty. Date

06.11.84

Chapter

Page


HW₁ 14.6





SYSTEM INFORMATION

INTERFACE SELECTION



IPORTANT!

Interface selection


You can also use the IFSEL5 Pin c11 Port address FO to FF But: Only by multilayer mainboard

Third Party Support Center		Date	0	Chapter	Page
NCR GmbH TSC	Phone 821/4051				1
Ulmer Straße 160 - D-8900 Augsburg	Telex 5 3 7 49 - Telefax 8211 40 5 4 6 2		11.5.84	HW2	1 1
Engineering & Aanufacturing	For Information only without Guaranty.	1	11.5.04	11112	'•'



SYSTEM INFORMATION

KEYBOARD INTERF AND KEYBOARD



Third Party Support Canter

NCR GmbH : TSC Ulmer Straße 160 : D-8900 Augsburg Engineering&Manufacturing Phone 821/4051

Telex 5:3749 | Telefax 8211405462 For Information only without Guaranty

Date

06.11.84


Chapter HW2

Page

2.1

SYSTEM INFORMATION

TIMING DIAGRAM KEYBOARD POLLING AND DATA TRANSFER



Third Party Support Center

NCR GmbH - TSC

Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing


Phone 821/4051 Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty Date

06.11.84

Chapter HW2 Page **2.2**



SYSTEM INFORMATION



06.11.84

HW2

2.3

NCR GmbH - TSC

Ulmer Straße 160 - D-8900 Augsburg

Engineering&Manufacturing

Phone 821/4051

Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty



SYSTEM INFORMATION

FAGE

```
1 $ MOD41 DEBUG MACROFILE PAGEWIDTH(108) PAGELENGTH(72) PRINT(:LP:) XREF
         TITLE (*KEYBOARD-INTERFACE AMF-DMINTEG102-00')
         8741-FIRMWARE FOR KEYBOARD-INTERFACE
         SOUND-GENERATOR
         DATE : 08.07.83
         VERSION: 93.00
22 :
         COPYRIGIN BY NOR 1983
23 ;
```

25	;		
26	:		
27	;	*** FIRMUAR	E MODIFICATION ***
26	÷		
28	ĕ		
3/13	;		
31	;	V 2.1 / 11.03.83	:RESET + FIFO
32	7		
3.7	÷		
34	4	EJEST	

Third	Sauch	Support	Canter
-------	-------	---------	--------

NCR GmbH TSC

Engineering 21 Manufacturing

Phone 321/4051 Ulmer Straße 160 · D-8900 Augsburg Telex 5 3 749 · Telefax 8211405462 For Information only without Guaranty Tale

06.11.84

Chapter

Page

HW2

2.4



ag 3F восо 686F 0055

NCR DECISION MATE V

SYSTEM INFORMATION

FARE

35	:							
36	-							
37		*** 5	EGIST	ERTIE	FINITI	UN2 ***		
38		-						
30								
	:	คด	:	POIN	JTFK-RF	GISTER		
41	7	61			COUNT	•		
47		R2			COUNTE			
43	;	63				MEYTHEO	AND ED	NE ESEO
		84				IENCY . S		
45	;; P	85				IENCY . D		OUNTER
46		86			FREDL			
47	;	หิ7	:			H.POINTE	R FOR	LVAR
48	7			55				
45	;	RQ *	2	FIFE)-DUT-F	NOTHIER		
50	Ş	RIT	:	FIFE	1-IN -F	UINTER		
51								
52	•							
53	;	***FL	AGS**	M				
55								
56		FA	:	LUNE	B-FLAG	6		
57								
56								
53								
1.2								
<u>۸1</u>	;	***	DRITS	光光 接				
62		-						
63	7							
64	÷	Fig			AL DAT	A IN		
65	*	P11		FOLL				
66		PSB		LUNE				
67		P24		KEYI				
66 69	:	P23	ě	RESE	. •		3.0	
79	•							
75	;							
20		NAN F	DU-TA	D1 E 2	(M.M.			
				r, r _e τ _e γ	1 A M			
74								
75	•	MEND	FQ1	11	63	SENO DE	RAK-A	REA
26		RUMER				STATUS		
77		RAMER			คดูผ			AM-ERROR
78		GUE	FO		55H	:RAM-/RO		
70	;							
66		FUECT						

Third Party Support Center		Date	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty:	06.11.84	HW2	2.5



							PAGE 3
			- 81	;			
яяяя	ดสตร			START:	JHE	7 N 7 T	
Derive.			63				
9997			134		ORG	ดวห	
9997	54FC		85		JHF	ISKTIN	
			BS	ř			
			87	;			
ดูผลจ			88		URG	ନହାଣ	
			F,S	•			
ลดดร	2301		SH	INIT:	MÙU	A • # 0000000001.8	FINITIALISE FORTS
AAAA	36		91		OUTL	F1 • A	FOR INPUT
69 9 0	23FF		92		MUA	A.#GEFH	1 3
AAAF	34		6.1		ÜHLF	P2.A	
GAAF	F5		94		EN	FI_AGS	FRABLE MASTER INTERRUFT
0010	65		95		CLR -	FA	
			99	F			
គ្រាវ រ	0611		97	START1:	JNTEF	STARTI	SUATT DE MASTER-STARY
0013	4400		SB		, IMF	COMKAN	START SELFTEST
			55	;			
			100	*******	*****	************	电影电影电影电影电影影响的电影响响响响响响响响响
			191	;			98
			1.90	;	WWW FA	H-TEST ***	
			193	:			
			1,04	******	*****	*******	计发光性电影性的现在分词 化二氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基
			195	;			
คด15	BESF		106	TEST1:	MOU	RØ. #MEND	ISTART RAM-TEST
0017	6930		197		MUU	R1.4KEND-3	
គគ្គ។ ទ	23FF		106	T1:	MDV	A. ORFFH	
BBIE	AR		វ ១១		MOU	(PRO+A	
5010	FA		119		MOV	AIRR	
១១ 10	1.7		111	2 1	INC	A	
BOLE	962E		112		JMZ	ERRO1 -	
0020	CB		113		DET:	មិច	
8921	F.919		114		SALO	81.T1	
			115	9			
0023	27		116		DI, R	A	
คค24	BB3F		117		MINU	RO. OMEND	
ភិព្ ខិត	AB		118	12:	MOV	PRD.A	FCLEAR RAM
9927	FØ		119		WÜN	២ • ចែសច	
อดอล	585E		120		JNZ	ይጽ ሉ Ω1	
BBSA	EBZE		121		DUNZ	80.T2	
993 0	94DC		122		"IME.	ក្សាទោ	FRAM-TEST ON
			123	;			JUMP TO ROM-TEST
ABSE	2380		124	ERROL:	MUU	A. PRAMER	FRAM-ERROR DEDECTED
	9434		125		JMP	0K+2	
			126	;			
9932	2355			OK:	HUU	A. AGUT	
9934			128		OIJT	DBR•A	ISEND STATUS TO MASTER
ดด35	8835		129	W1:	JORF	W <u>1</u>	
			130				
			131	\$	EJECT		

Third Party Support Center		Date	Chapter	Page
NCR GmbH = TSC Ulmer Straße 160 + D-8900 Augsburg Engingering&Manufacturing	Phone 321/4051 Telex 5:3749 Telefax 8211405462 For Information only without Guaranty.	06.11.84	HW2	2.6



35 88 28 88 48 24 30		137 138 139 140 141 143 144 145	COMAT:	MOV MOV MOV DEC MRC JNC	R7. #MEND R2. #GBH RG. #4G A. #RGH C GRG. A RG	ISET ADDRESS-POI "LAENDER-VAI FENDADDRESS DE T	RIANTE"
06 26 66 40 40 24		134 135 136 137 138 139 141 142 143 144 145	COMAT:	MOV MOV CLR MOV DEC RRC	ก2 / ‡08H หิด • ‡4ด A • ‡8ดH C GRB • A RA	"LAENDER-UAI	RIANTE"
06 26 66 40 40 24		135 136 137 138 139 140 141 142 143 144 145	CONA1:	MOV MOV CLR MOV DEC RRC	ก2 / ‡08H หิด • ‡4ด A • ‡8ดH C GRB • A RA	"LAENDER-UAI	RIANTE"
26 88 48 24 24		136 137 138 139 140 142 143 144 145	COMAI:	NOW OLA MOV DEC DEC RRC	RA • \$48 A • \$RBH C GRB • A RA		
26 88 48 24 24		137 138 139 140 141 143 144 145	CONV1:	NOW OLA MOV DEC DEC RRC	RA • \$48 A • \$RBH C GRB • A RA	∙ENDADORESS OF 3	rabile.
66 48 24 24		138 139 140 141 142 143 144 145	CONV1:	#DV 01,6 #OV 030 #RC	A• ‡RBH C BrB• A RB	* ENTHARMORE 22 TH - 1	(ASI.in
48 24 24		139 140 141 142 143 144 145 146	COMV1:	910 230 230 26	г. Огр. А Кр		
48 24 24		140 141 142 143 144 145 146	COMV1:	030 030 033	088•A ରମ		
48 24 24		141 142 143 144 145 146		BEC DEC	RA		
48 24 24		142 143 144 145 146		RRC			
48 24 24		143 144 145 146			A		
2 A 2 A		144 145 146		JMC.			
2 A		145 146	ř		CUMAI		
2 A		146		5/			
2 A				SEL	RB1	:INIT FIFO-POINT	Ev.
				MOU	RA • #42		
		147		MOU	R1+442		
3C		148		SEL	RBB		
3 C		140	7				
		150		JHE	DEGLE	SEND BEEF FOR T	EST PASSED
		151	•				
		152	LUAR:			AND GET	LVAK
		153		MOU	RB, A		
		154		KUA	A+R3	*(R3) = LAENDER-	HARTANTE
		155		CPL	A	Prode = Saemben =	CAR), AM I E
4		156		JE3	LUART.	JUMP IF KEYSOAR	0 50000
		1,57		CFL.	A	ADONE TE METRINAK	(i = ₽, v, f) v.
		158		MOU	BRB.A	167605 60441764 -	
			LVAR1:	MOU	A+83	STORE COUNTRY T	744
		160	"AHU".	DUT	DBB-A	10545 2545	
			FLUARE:	-		SENO STATUS	
		162		JUBE	LUARS	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXX
-				16011	0.77		
F			BELLI:		R3,46FH	IPREPARE REGISTE	R FOR SAB HZ
F		1.64		MOU	R4.‡&FH		
ទ		185		MOV	R5+#0		BFFF
E				MOU	R7•#30	ILENGTH = SAAHS	
4				JMF	TONES		
		168					
		169	;				
		1.70	******	*****	******	**********	*******
		171	;				
		172	ř				
		173	;	NAM SEN	ID POLL WAY		
					V - VC - V - V - V		
				******	***	******	
						· · · · · · · · · · · · · · · · · · ·	******
1.				мпи	PG-401U	LOCT GOTHER STO	
8			t granta a				ISTER TO STAR
						APEL RITHCOUNTER	
					_		
						1922	
						:UATT 25HS	
1				ANI_	F1 • # 00000001 R		
		186					
	nnort (Center			Date	Chap	oter Page
1 S 110	ווטקי	JEINE!	Dhoop 9	21/4051			
			E LILITING C	1 / 1/ 941 / 31		11.84 HW2	2 2.7
	1. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.	1. 3. 3. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.	167 168 169 170 171 172 173 174 175 176 177 1 178 3 179 9 180 181 162 183 164 165 166	167 168 169 170 170 171 172 173 174 175 176 177 178 177 189 180 181 182 183 1 184 185 186	167 JMP 168 169 ; 179 ; 171 ; 172 ; 173 ; NAN SEN 174 ; 175 ;************************************	168 169; 170; 171; 172; 173; NAN SEND POLL NAN 174; 175; 176; 177; 178 POLL: MOU RO.\$21H 3 179 MOU R2.\$08H 3 179 MOU R2.\$09H 3 180 MOU R3.\$09H 2 181 MOU R1.\$02 5 182 ORL P1.\$00000118 185; 186 ANL P1.\$00000018	168 169: 170: 171: 172: 173: NAM SEND POLL NAM 174: 175: 176: 177: 178: 179: 179: 179: 179: 179: 179: 179: 179



SYSTEM INFORMATION

*** WATT FOR CHARACTER-BIT ***

m o / =	0200	1.00	TO MOTE A	LCO.	A #40004	
	2398		TIME:	MUA	A, Susrh	
6070		197		พบก	T•A	SET TIMER TO EMS
0071		198	8.	EN	LUNLI	FENABLE TIMER
0072	55	199		STRT	T	
	۸.5	200		.	4 5.4	
6073			115:	TN	A•F1	
	1278	202		្សមូច	713	FUMBLIF DATA-BIT
2076	0473	293		.jmf'	LIS	
		294				
007B			113:	ors	LCNL1.	OISABLE TIMER
0079		206		STOP	TCNT	
	B905	297		MOV	R1,405	
	1460		115:	CALL	HATT	FUATT BRID
DOZE		20 9		(N	A+F1	TIA-ATAU DABA:
	1283	210		UBN.	BITI	FUUMP IF DATA-BIT=1
	0466	211		IMF	BITO	FUME IF DATA-BIT=D
0003			81)1:	MOV	APPO	FREAD BIT-MASK
3684		213		OFF.	A.F3	
0085	35	21.4		KCH	ArRI	
ଶ୍ରଷ୍ଟ	18	C15	BITE:	INC	ନ୍ତ	FPOINTER + 1
9967	ይራፀራ	216	,	ี หลูบ	81• ≑ 85H	
6069	1.4E9	217		CALL	UA! I	:NATT 85US
9866	EA73	218		DUNZ	82.712	
		219	;			
อออก	FF	229		หกบ	A+F:7	
อังธย	59411	221	-	JNZ	LVAR	IJUME AND STORE MJAENDER
9999	6.B	555		พบบ	APRIL	-VARTANIE,"
0891	0383	223		አ.ሆነ"	A. QUESH	THE PERMITHEN RESET DWS
Renn	0608	224		JZ	RESET	
		225				
3095	Ņ5	228		SEL -	កម្	FIEST OF FIFO-FULL
9959		-227		MUV	A • 61	
กลรว	Ù33E.	328		ፈጽ ቲ,	A•≑62	
กครร	CSAS	238		JZ	FTFIII	
ดดรย	CS	230		SEL.	កម្សា	
8890	FΒ	231		หกบ	A+R3	
มีจิติต	ũ 5	232		SEL	681	
BUSE		233		HOU	BRI A	ISTORE INTO FIFO
ÐÙSF	1, Ç	234		INC	RI	
DOAD	C5	235		SEL	REB	
ยติA1	04BE	336		.JMF	SENFI	FOUT FIFO-DATA
		237	;			
30A3	C5	238	FIFUL:	SEL	RBO	
4408	045⊹	239		JIMP	BELLL	
		248	;			
90A6	85	241	NEXT1:	CLR	FØ	FRESET TONES-FLAG
00A7	0660	242		INTEF	F·UI_I_	FUUME TO NEW POLL IF NO
OBAS	76AF	243		JF1	COMM	COMMANG
BBAB	22	244		TH	880 •A	COMMAND FROM MASTER
BBAC	9468	ି45		JMF	₽ÛĽĽ	FTE NO COMMAND
DRAE	4400	246	COMM:	JMF	COMMAN	: "

Third Party Support Center	4	Date	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manulacturing	Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW2	2.8



TSC

NCR DECISI♥N MATE V

SYSTEM INFORMATION

130							
	?	150 :					
3888 FF	2	SI NODAT:	HOV	A • R 7			
0001 C687		52	JZ	NODAT2			
0083 27	2	25 3	CLR	A			80
D084 82		254	זעמ	088+A	FSEND STATU	IS THO KEY	В.
0085 0456		255	JIMP	BELL1	CONNECTED	7~	
8887 DS		256 NODATE	SEL	, RB1			
0088 F9	2	257	MOV	ArRI	FIEST IF FI	EO-EMPTY	
8250 9888		258	X 811_	A+48			
DOBE C5		259	SEL	RBB			
GGBC COA6		ିଧ୍ୟ	JZ	NEXT1	JUMP IF FL	11_1_	
DOBE 66A6		261 SENFI:	JOSE	MEXTI			
ลอดด กร		262	SEL	RB1			
8804 03 8801 F8		263	MOU	A. ORU	GET FIFO-D	IATA	
6602 63		264	OUT	088 • A			
0003 18		265	TNC	RØ			
00C4 F6		266 266	MOV	A.RO			
0004 7 0		267	XRL	A+R1			
8803 P400		266	SHL	NODAT1			
0008 662A		269	MOV	R0, #42	FREINIT FIR	:0-P01NTER	=271
BACA BASA		27 ย	MOV	R1.442			
0000 05		271 NODATI		REQ			
		271 WUUNTE 272	HOV	R3+¢&FH	PREPARE RE	EGISTER FO	OR .
BBCD BB6F		273	MOV	R4+\$6FH			
BOOF BC&F			MOV	R5+40	BEEL	i.•	
A001 R000		274	MOV	R7•#02	SCENGTH = 4	រពិភិនិ	
oods BF02		275	CFL	FD	ISET TONES		
9905 P5		276	JMF	TONE3	70.27 70.0.0		
99D6 4464		277	Jur	(CHAC 2)			
		278 :					
		279 :					
		260 :		CET WWW			
		261 (SET ***			
		282	3.8	美華			
		283 ;	A 1.14	00 4111101110	FRESET DMS		
BODE SAF7		284 RESET:		P2+\$11110111B	WW. OLL DOG		
800A 84D8		295	'împ	RESET			
		286 ;	- 444 00	M TEST WAY			
		292 ;	### KU	M-TEST ***			
		293 :	-7				
		294 :				8.50	
		295 :					
		• • •	******	张宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗 - 张宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗宗	. 有成果不得完成的现在分词	********	*****
		297					
		298 i	14				
00DC 27		Saa Bolel:	CLR	A			
0000 AA		300	MOV	82.A			
OODE AS		301	MOV	A.83			
BBDF AS		302 13:	MOV	R1 · A	*R	OM-TEST P	ABE 8
00E0 A3		303	MOUP	ATRA			
00E1 68		384	ALIL	A • RB			
00E2 A6		305	HOU	RØ.A			
BBEZ F9		306	MOV	A+R1			
00E4 17		307	INC	A			
BOES EADE		398	בארים	R2+T3			
00E7 2400		309	JMF	T4			
Dec/ Libe		310 :					
		- www. :					
Third Dawn Co		0.5		Date		Chapter	Page
Third Party Su	pport cent		21/4051				1
NCR GmbH · TSC Jimer Straße 160 ·	D-8900 Augs	Phone 8 Shura - Telex 5.3	21/4051 3749 - Telefax	8211405462 06.11	94	บแจ	2.0
Canina ania a 8 Man	da about nugs	Carla(a.	motion and	The of Consents	.04	HW2	2.9

For Information only without Guaranty.

Engineering&Manufacturing



	-0-C	317 318	7		R1.WAIT			K = 6 MHZ)	
10E9			UA)T:	DET.	WI FMH) I				
iger i	ち ろ	324	•	RET					
		475	-						
		331		*** 1.5K	FOR TIME	R HHH			
		332							
		2,77							
BBEC	65		ISATIM:		TCNT				
BHED	35	340		ors	TÜNTT				
		341							
	8908		ISRT1:	MOO	R1 • \$9B	(BB			
	2380	343		MŨŲ	A+\$1_()W N	IODA I			
BBF2		344		MUN	ORT - A				
naf3		345		INC	<u> </u>				
ฏฏF4		346		WÙU	A•PSU				
	53F0	347		ANI_	A, \$OFAH				
-	4399	348		DRL	A. #HIGH	TAIJUN			
OBFS		349		MAU	OF (+ A				
ARFA	93	358		RETR					
		JU0							
1100		356		DRG	100H				
•		<i>3</i> 5 <i>7</i>	;						
1100	AS	358		MOU	RITA			ROM-TEST	PAGE 1
1101		359		MOUP	A.PA				
102		360		AUD	A+R0				
103		361		พบัก	RB.A				
3184		362		MUV	A.R1				
1195		363		INC	A				
1106		364		THLO	R2+T4				
1198		365		IMP	TESTS				
		366	;						
		367							
		366							
		369							
3200		370		ORG	200H				
, 2 3		371							
3200	22		COMMAN:	IN	A.DBB		FORT COME	AND	
1201		373		ADD	A. PLOW C	141			
9503		374		JMPP	βA	•	OT AMUL:	COMMAND-T	ABLE
		375			162			= -	
		376							
		377		*** COM	MAND-TABL	E ***			
		378				-			
		379							
3204	28		CTAR:	DB.	LOW TEST				
3205		381	_	30	ויסט ויאטעי	AR			
3206		362		NOP	40000				
3297		383		NOP	,				
1208		384		NUE					
9.205		385		NOF					
120A		386		DB	FUN LOWE				
0208		387		rib.	LON BELL				
		2 2 ·		i					
hird Pa	arty Support	Center				Date		Chapter	Page
	H - TSC		Phone 821	/1051					

NCR E&M Augsburg

NCR DECISI♥N MATE V

			=							
			390							
					*****	*******	*****	**********	******	****
			392							
			393			100				1
			394 		*** (:0)	imand's **	•			
			395							
			358							
					****	*******	****	**********	****	****
			358							
	8902			บัย0เา:	MOV	R1+402H				
	8903		400		<u>ואנו</u>	F1 + 400000	1011B	*SE	เพก คกแน	
	1489		401		CALL	HAIT		: 42	NIT 25US	
	ବବ୍ୟୀ		402		ANI_	P1 • #89999	1001 B			
	8916		493		MOU	R1.422		iua	HT 140US	
	1469		484		CALL	HAIT				
3016	0468		405		JHP	POLIL				
			406							
			407	:						
)21A	945 <i>6</i>		498	BELL:	JMP	BELL1		; SE	ND BELL-	TONE
			409	;						12.
			418	;						
9210	8610		411	וַאַחָטְאָה:	JOBE	INDUAR	:WAIT	TILL OUTPUT-	BUFFER 19	S CLEARD
BILE	BB3F		412		MOV	RO. +MEND	* MEND	= ADR. FOR "	LAENDER-	JARTANTE
1228	2389		413		HOV	A, 4RBH				
222	90		414		MOU	STS.A		;SE	T USER-FI	_AG
1223	FB		415		MOV	A + 08:8				
1224			416		DUT	DBB•A	SENT	LAENDER-VAR	TANTE"	
325	8625			VART:	JOBE	VART		27407	-	
1227			418		CLR	A				
3228			419		HOV	STS.A		:01	EAR USER	- EL AG
	8468		420		JMP	POLL				. 1240
			421	;	••••	. 0.2.2				
			422							
3226	0415			TEST:	JMP	TEST1				
			424			7.207.5				
1220	AS			TESTO:	HOV	R1 +A		:50	M-TEST F	VCE 3
122E			426		MOUP	A.CA		7110	17,27	40 <u>2</u> 2
122F			427		ADD	A+ FB				
230			428		MOV	R8+A				
231			429		HOV	A.R.1				
232			430		THC	A				
	EASB		431		נאנ. מאנים	R2+TEST2				
			432		C. C. C.	45715516				
235	49		433		HOV	R1+A		100	W_TEOT O	ACC 7
236			433		HOVEZ	61) A A + @A		• KU	M-TEST PA	40F 3
237			435		AÛÛ AÛÛ	A • RB				
236			436		HOU HOU	RA,A				
239			437		MOV MOV	A+R1				
23A			438		INC					
	EA35		436			A D2 T/		0.0		
					INLO	R2+T6				
230			440		MUU	AFRA				
√3E	9642		441		JNZ	ERROS		: .JUI	MP IF ROM	1-ERROR
	Party Su	nort (Cantar	19			Date	-	Chapter	Page
	Faity Out	וטקי	Jenner							- ago



0240 0432	442	JMP	UK.		
	443 :				
8242 23C8	444 ERROS	HOU	A. ‡ROMER		
0244 <u>0</u> 434	445	. IMF	06+3		
0:44 <u>0</u> 404	44A .*	Sine	Un 🕶		
	451				
8246 D646	452 TONE:	JNIEF	TOME		
0248 22	453), W	AvDer	FRET TONE NUMBER	
0249 03E0	454	ADD	A• ‡ @EgH		
024B AB	455	MOU	RJ•A		
0240 03CD	456	ADD	A. #OCOH		
924E F678	457	JC	oursp		
0250 FB	458	MOV	A+63		
0251 E7	459	RL.	A		
0252 0300	460 CALAD:	AÑŪ	A. FLOW FRTAB	CALCULATE ADDRESS	FOR TARI
8254 A8	461	MNU	RALA	a successive weeks of	7 770 7 7420,
0255 E3	462	MŪVPJ	A, RA		
9256 AB	463	MUA	R3+A		
9257 AC	464	MDV	R4.A		
9258 18	465	INC	RB		
0259 FB	466	YOM	A• F0		
025A E3	467	KOVEZ	Area II		
0258 AD	468	MOV.	R5,A		
0250 AE	469	HDV	Ro+A		
BEJU HE	470 :	rn,/V	KOYH		
	471 7				
	472 :				
anen nien		IAIT DIT	TONEO		
025D 065D 025F 22	473 TOME2:	ini bf In	TONES	TOTE TONE LENGTH	
			A+DBE	FRET TONE LENGTH	
0260 03E0	475 474	ADO INC	A+#0EBH		
9262 17	476		Α		
9263 AF	477	MDU	R7,A		
0264 2300	478 TONE3:	MDV	A• #80		
0268 82	479	NUO	TeA		
0267 35	480	DIS	<u> TCNTI</u>		
026B 55	481	STRT	7	FSTART 29MS TIMER	
ወድራና FD	482	MOV	A+R5		
026A 9696	483	าหร =	TGENH		
8260 FB	484	MUU	A•R3		
026D 967B	485	JNZ	TGEN		
	466 1				
026F 1673	487 PAUSE:	JTF	PAUSE1		
0271 446F	468	JIME	PAUSE		
0273 EF&F	489 PAUSEL:		R7.PAUSE		
อ <i>า</i> 75	450	STOP	TCHT	÷.	
0276 0460	491	JMF	POLI.		
	492 :				
	493 🕴				
P276 27	494 DUTSO:	DLR	A		
0279 4452	495	JMF	CALAD		
17	496 \$				
DETE SAFE	497 TGEN:	ANI_	P2,\$11111110B	ISPEAKER ON	
027D 168D	498	JTF	CHKLT		
827F 86	499	M()F.			
0260 00	500	NUE			
Third Party Support Co			Cate	Chapter	Page
NCR GmbH TSC Dimer Straße 160 D-8900 A	Phone 821				2.12
u C+ - G - + CO	ugsburg Telex 5:37	41) Tal-1	2011 405 400	11.84 HW2	0 40

NCR			NCR	DECISION MATE V
&M Augsburg TSC			SYS	STEM INFORMATION
0261 EB61	501 ; 502 LDDP1:	באגם.	F3-1-00P1	- "DMC TIME
0283 AB	503	MOV.	R3.A	*"DM"-TIME
5264 8A01	584	ORIL	P2+#00000001B	SPEAKER DEF
0266 00	505	NOF		
0287 00	506	NDF		
	507			
0288 E886	508 LQQP2:	どろいご	R3.L00P2	;"DFF"-TIME
028A AB	509	MŨN	R3+A	FRELOAD TONE FREQUENCY
028B 447B	510	JMF'	TGEN	
1010 11 KCC (0.00	DT 41 WACDO AC	CENDLED	U7 0	PAGE
SIS-II MCS-46/U FYROARD-INTERFA			V.3. 9	r AUE.
A LEGISTRO DE LES CAMOS AS	ing and officered	*OC 40		
เซีย ด ตา	LINE	SOURCE	STATEMENT	
	511			
	512 F			
0280 EF81	513 CHKLT:	בֿאַנ.תַ	F7.L00P1	CHECK TONE LENGTH
028F 8A01	514	ORL	P2.#8000000018	
A291 65	515	STOP	LChl.	FREADY
0292 B689	516	JFD	NEXT11	LUMP IF CHARACTER
8294 0 460	517	JMF	P01_1_	-BFEB
	516 :			W
	519 ;			
0296 SAFE	520 TGENH:		P2+#11111110B	ISPEAKER ON
0298 16B2	521 500	JTF	CHKL1	
929A 98	500 507	NŪE NŪE		
0298 00 0290 E890	523 524 LODP3:	AUK SMCO	R3+L00P3	FONT-TIME
029E ED9C	525	DUNZ	RS+LDOP3	- Dis - 1 Lue"
BEAD FC	526	MDV	A+84	
02A1 AB	527	พูกบ	R3+A	
02A2 FE	528	MOV	A+R6	
M2A3 AD	529	หดบ	R5+A	
02A4 8A01	538	JAL _	F2+\$600000001B	ISPEAKER OFF
02A6 00	531	NUE	-	
02A7 00	532	NOF		
	533 👬			
BASS BASS	534 LODP4:		F3+L00F4	;"OFF"-TIME
82AA EDAS	535	DJNZ	R5+L00P4	
APAC FO	536	MOV	A-R4	
M2AD AB	537	พิบิก	R3.A	2
DOAE FE	538	MOV	A+R6	
MOAF AD	539	MOV	R5.A	
0280 4496	548 541	JHF	TGENH	
	541 ;			
ממחט רבטר	542 :	ת וווי	67.1.0007	CHECK TONE LENGTH
ASBS EFFC	543 CHKL1:	ับษา" บักหรั	R7+L00P3 P2+‡000000001R	CHECK TONE LENGTH
0284 6A01 0266 65	544 545	UML STOP	LCML LS: Annangant R	
		- 4 1 1 7		

0289 0486 548	NEXTIL: JMP NEX	T1		
Third Party Support Center 549	;	Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 53749 · Telefax 821140540 For Information only without Guar	06 11 01	HW2	2.13

FOLL

JMP

0287 0460

546 547 :



TSC TSC				SYSIE	-IVI II)	VFORM.	AHO
	550 .			10 "			
9399	551	ORG	300H				
0300 00	552 FRIAB	: D8	តូច • គគ				
9301 99							
939 2 88	553	DB	∂ 66⊬ 04	;A		11982	
0303 <i>0</i> 4							
0304 55	554	្រទ	855H • 84				
0305 04							
9396 24	555	30	524H • 8 4	₹H			
0307 04	3 .,, 3		. 30				
6368 FS	558	ne -	ยิFSH+ยิ3		r.		
	1100	ກອ	9r 5n + 813	•	-		
0309 03							
030A CC	557	0.6	900H•83				
030B 03							
030C A4	558	ប៉ូម៉	8A4H • 93		D)		
9390 93							
830E 70	559	De	97CH • 93				
030F 03							
8318 59	560	DB	Ø59H+Ø3	1 1	-		
0311 03							
0312 37	561	08	937H+93		F '		
9313 93		TT - "		2.5			
5010 DO							
	5/0	ពូស្	017H • 03				
P314 17	562	יים וא יים וא	8775.80				
9315 03		1	66011 30				100
0316 FS	563	90	ØF9H•@?	:	l)		
0317 02							
9318 08	564	កូន	90BH•93				
0319 02						1,000	
931A C1	585	30	001H-02	· ·	A	S\$8HZ	
831B 82							
031C A6	566	08	9A8H•92				
031D 02							
931E 99	567	១ខ	0904+02	:	Н		
831F 82	568	60	079H+02	;	C1		
0320 79	٠, <i>١</i> ٥٢,	5.7 5.7	SELLIFE	_			
0321 D2	540	מח	<u> </u>				
8322 83	569	DB	通りつはす 創る				
0323 62		•	05011 50		r. 4		
6324 50	570	ប្រិស	959H•92	*	U1		
0325 02							
0326 3C	571	DE .	03CH+02				
0327 02							
0328 29	572	- ŭB	929H+02	:	E1		
0329 B2					1		
832A 19	573	ลต	019H • 02	•	F 1.		
0328 02	2, 1,						
8326 82 8320 89	574	ŨВ	909H+02				
	/ 🏲	,11 <i>0</i>	50 1110				
032D 02	e a c	DB.	ด ะ ผู่ห.	;	61		
032E FC	575	116	9F1,8 + 819	•	D)		
032F A0	:		0554 55				
0330 FD	576	ŭB	9E0H+09				
0331 00							
0332 E0 .	577	១០	0E.0H • 00		A1	440H)	
0333 00							
				7-1-		100	7.0
Third Party Suppo	rt Center		- 1	Date		Chapter	Page
CR GmbH TSC		821/4051	•				

NCR				N	CR DE	CISI	IN MA	ATE V
E&M Augsburg TSC				S	SYSTE	M IN	FORM/	MOITA
6334 04	578	90	อถุ4ห.ฮ					•
0335 00		2.5	00711 0	ക	;	H1		
6336 C7	579	90	0C7H•Ω	₍₃₎	,	<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
9337 99 9336 BC	589	DB	06CH•0	ឆ្ន	;	03		
8339 88	000							
033A BI	581	DB	061H+0	10				
0338 00	582	08	8A7H+8	អា	;	ກຂ		
033C A7 033D 00	362	ri to	9 ~7774		1030	25.70		
933E 90	583	0B	890H.	10			+	
033F 00		0.0	00411			E2		
A340 94	584	30	094H•8	16)				
0341 00 9342 8C	585	OB	08CH • 6	00		F2		
9343 88								
0344 64	586	០ខ	064H+6	90				
0345 00	567	ąg	07CH+6	30		62		
0346 7C 0347 00	367	0.0						
9348 75	588	08	075H • (9 0				
0349 00		DG	86EH+1	20		A2	1033	17
034A 6E	589	DB	BORTER	90	000		11.	
0348 00 034C 68	598	9.0	9664+	9B				
034D 00			0.00	0.3		Н2	1	
834E 62	591	08	095H+	00	;	nz		
034F 0A 0350 5C	592	DВ	05CH+	00	:		63	
0351 00 0352 57	593	08	057H	คด				
0353 00	3.3	90						
035 4 52	594	ŨΒ	052H	.00	•		03	
0355 00	5 95 ;							
	598 F							
	59 7	END					1.5	
USER SYMBOLS		0170	6804	BITI	8863	CAL	AD 0252	
BFLL 021A	BELL1 0056 COMMAN 0200	CUNA Cura	0086 0039	CONVI	0040	CTA		
COMM 00AE FRRO2 0242	FIFUL 80A3	FRTAB	0300	BUT	9855	INI		
LNDVAR 0210	L00P1 0281	LODP2	8388	L0063		- เขต		
MEND 003F	NEXT1 DOA6	NEXT11		NODAT		NOD		
GUTSD 0278	PAUSE 926F	PAUSE		POLL START	8060 1 0011	rami Ti		
ROTST BODC	SENFI GORE	START TEST	0000 0226	TEST1	1 0011 0015	TES	901 9 12 - 0220	
T4 0100 TI2 0073	tė 0235 ti3 0078	TIS	997C	TIME1		TDN		
VAR1 0225	u1 0035	HAIT	80E9					
CHKL1 0282	RESET DODE	=	0005	BORCO BK	0032			
DEOLL 020C	T2 0026		0280 002F	ROMER T3	990F			
ISRT1 ODEF	TGEN 0278	ISRTIM	BBEC	TGENH	19291			
LUAR 0040 NIIDAT2 0087	TONE2 0250		0054	TONES	0264			
Third Party Support	Canter	10		Date			Chapter	Page
NCR GmbH TSC	Phone 8	21/4051						200
Ulmer Straße 160 - D-8900 Engineering & Manufacturi	Augsburg Telex 50	3749 · Teielax	8211405462 ithout Guaran		.11.84		HW2	2.15




SYSTEM INFORMATION

F235

16-BIT PROCESSOR WITH PIC (K235) (F235)

Interrupt 16-Bit System



S1 -1 to S1 -2 IRQ5 S1 -1 to S1 -3 IRQ6 S2 -1 to S2 -2 IRQ2A S2 -1 to S2 -3 IRQ2

Switches, 16-bit processor with interrupt controller

Install wire jumper in location R5 only when IC (8087) is not mounted in location B1.

-	Third Party Support Center		Date	Chapter	Page
İ	NCR GmpH TSC	Phone 321/4051		55.7	
۱	Ulmer Straße 160 D-8900 Augsburg Engineering & Manulacturing	Telex 5:3749 - Teletax 8211405462 For Information only sylthout Guaranty	06.11.84	HW2	3.1 3.8



SYSTEM INFORMATION

Description of 8088 Interrupt System

1. Precondition: - Multilayer Controllerboard (stamp on the lower side of slot one ore above keyboard

plug

- F/K230 V003 (603-6091361) with integrated

8259A interruptcontroller

2. Supported Kits:- K210 Centronics I/F

- K211 RS232 printer I/F

- K212 RS232 communication I/F

_ K801 RS232 switchable I/F

- K803 Real time clock

- K806 Mouse I/F

- K804 IEEE 488 I/F (only HW prepared)

3. Interrupts: - 8253 timer 2, 16 bit counter, 2uS to 130mS

- 8741 keyboard interrupt

- 8272 (uPD765) flex disk interrupt

- Peripheral interrupt(bus pin c 31 on slot

2 - 6) for K803, K804 and K806

- IRQ 3/4 for K211 or K801 on slot 3 and 4

- IRQ 5 for K210,K212 or K801 on slot 5

- IRQ 2A for integrated Winchester Disk

4. Description - 8259A Interruptcontroller, portadress 90 H

- Interruptvectors (IBM like)

Address	Interrupt No.	NCR-DM-V	IBM
 20–23H	8	8253 timer 2	timer
24-27H	9	8741 keyboard	keyboard
28-2BH	A	bus pin c31 slot 2-6	bus
2C-2FH	В	IRQ 3 RS 232 slot 3	RS232 sec
30-33H	C	IRQ 4 RS 232 slot 4	RS232 prim
34-37H	D	IRQ 2A (intern. Fix Disk)	Fix Disk
38-3BH	E	8272 Flex Disk Contr.	Flex Disk
3C-3FH	F	IRQ 5 Printer	Printer

The interrupts must be enabled individually by an application program. The interrupt priorities must be defined by application program. If K 803, K 804, K 806 are used together, after interrupt, the software has to check the interrupt status, to see which interrupt was set. The interrupts are maskable IBM like. If any interrupt is enabled the peripheral must be inserted in the DM V, to avoid failures (interrupt will be set by pull up).

Third Party Support Canter
NCR GmbH - TSC - 55
Ulmer Straße 160 D-8300 Augsburg
Engineering & Manufacturing

Date



SYSTEM INFORMATION

5. Software

The operating systems will not support interrupts. If an application requires interrupts, the individual interrupt inputs must be enabled. After each application the interrupts must be disabled, or system failures will be occur.

6. 8259A Interruptcontroller

Description: see Intel data book.

7. Diagnostic

In case of interrupt failure the level 0 diagnostic LED 4 lights.

8. Peripheral Interfaces

K210, K211, K212, K801 and K804 can be used without modifications.
K804 must be internally switched to support interrupts.

9. Connections

	int-No.	. name	from	pin	over pin	to	pin
-	8	TIMINT	timer 8253	17(tout2)	J107-b8	8259	18(irq0)
	9	KEYINT	keyb. 8741	35(P24)	J107-b7	8259	19(irq1)
	Α	INT/	busint	c31(J2-6)	J107-c31	8259	20(irq2)*
	В	IRQ3	bus-Plug 3	a2 (J3)	J107-b3	8259	21(irq3)
	С	IRQ4	bus-Plug 4	a2 (J4)	J107-b4	8259	22(irq4)
	D	FIXDISK	bus-plug 2a	a2 (J2A)	J107-b31	8259	23(irq5)
	Ē	FLEXINT	7272 (765)	18 (int)	J107-b6	8259	24(irq6)
	F	IRQ5	bus-Plug 5	a2 (J5)	J107-b5	8259	25(irq7)
		,				*inve	erted

all interrupts active high , businterrupt INT/ active low

10. Programming

After the level zero diagnostic following initialization of the 8255 must performed: interrupt table entry 20 hex interrupts are level triggered all interrups inputs are disabled the 8259 needs an end of interrupt command

Third Party Support Center	X1	Sate	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering& Manufacturing	Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty.	06.11.84	HW2	3.3



SYSTEM INFORMATION

use of the interruptcontroller:
mask-unmask interrupt inputs:

Adress 91H data O= unmask interrups l= mask interrup


* D7 * D6 * D5 * D4 * D3 * D2 * D1 * D0 * 91H * IR7* IR6* IR5* IR4* IR3* IR2* IR1* IR0*

End of interrupt command (EOI)

Address 90H Data 20H

This command 20H is a NON Specific - EOI Command that means the current interrupt will reset.

11. Schematic



Third Party Support Center		Date	Chapter	Parte
NCR GmbH TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 321/4051 Telex 5 3749 - Telefax 3211405462 For Information only without Guaranty	06.11.84	HW2	3.4




SYSTEM INFORMATION

20	a	ь	с
1	+5V	+5V	+5V
2	OPT2	1RQ2	+12V
3	RESET/	IRQ3	RESETIN/
4	IOW/	IRQ4	IOR/
5	MEMW/	IRQ5	MEMR/
6	D1	FLEXINT	D0
7	D3	KEYINT	D2
8	D5	TIMINT	D4
9	D7	IRQ6	D6 .
10	READYDMA	READYP	ABTRI/
11	EOP/	HOLD	
12	INTACK/	SWITCH16/	IFSEL4/
13	DBTRI/	HOLDA16	DIR
14	THOLD/	16 BITAV/	HLDA
15	PCLK/	STDMARQ/	CLK1
16	LGRD	LGRD	TRAMD/
17	BA19	16 BIT SET /	BA18
18	BA17	INTCSL/	BA16
19	A15		A14
20	A13	MEMRQ/	A12
21	A11		A10
22	- A9		A8
23	A7		A6
24	A5		A4
25	A3		A2
26	A1		A0
27	IFSEL3/	1	IFSEL2/
28	IFSEL1/	19	IFSELO/
29	DRQ1	4 1	DRO0/
30	DACK1/		DACKO/
31	WAIT/	IRO2A	INT/
32	LGRD	LGRD	LGRD
		L	

Pin assignments P7AA to P7AC (16-bit processor 8088, interrupt controller 8259A)

PROGRAMMABLE INTERRUPT CONTROLLER

PIN CONFIGURATION




PIN NAMES			
D) - DO	Data Bus (Bi-Directional)		
RD	Reed Input		
₩R	Write Input		
A 0	Command Select Address		
CAS7 - CASO	Cascada Lines		
SP/EN	Sleve Program Input! Enable Buller		
INT	Interrupt Output		
INTA	Interrupt Acknowledge Input		
IAO - IA7	Interrupt Request Inputs		
ব্ৰ	Chip Salect		

Third Party Support Center		Date	Chapter	Page
NCR GmbH = TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW2	3.5



SYSTEM INFORMATION

SCHEMATICS



16-Bit Processor with PIC (K235) 017-0033502 Rev. A 1 of 3

Third Party Support Center

NCR GMbH - TSC

Ulmer Straße 160 + D-8900 Augsburg Engineering&Manufacturing

Phone 821/4051

Telex 5 3 7 49 - Telefay 8211 405 462 For Information only without Guaranty Date

06.11.84

Chapter


Page

HW2

3.6



SYSTEM INFORMATION



Third Party Support Center


NCR GmbH TSC Ulmer Straße 160 D-3900 Augsburg Engineering&Manulacturing Phone 821/4051 Telex 5 3749 Telefax 8211405462 For Information only without Guaranty Date **06.11.84**

Chapter

Page

HW2

3.7



3 of 3

Third Party Support Center		Date	Chapter	Page
NOR GmbH TSC Ulmer Straite 160 ID-8900 Augsburg Engineering & Manufacturing	Phone 321/4051 Telex 5.3749 - Teletax 8211405462 For Information only without Guaranty	06.11.84	HW2	3.8



SYSTEM INFORMATION

2 746502

1746501

1746574

1746333

1 74LS240


1 74LS 244

174LS24T

4 2742

5 My pol Sochel 3 20 pol Sochel

C3282 Fix Disk



NCR 3282 Fixed Disk Interface 017-0027022 Rev. D

Third Party Support Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty Date

06.11.84

Chapter

HW3

Page

1.1



SYSTEM INFORMATION

SOFTWARE

Third Party Support Center

EICR GmoH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing Phone 321/4051 Telex 53749 - Felefax 8211405462 For Information only without Guaranty Daie

Chapier

Page



SYSTEM INFORMATION

SOFTWARE

- SW2-1. COLORGRAPHIC WITH CP/M 80
- SW2-2. GRAPHICS CONTROLLER BOARD
- SW2-3. HOW TO GENERATE A DBASE FILE THAT CAN BE USED WITH DR-GRAPH.
- SW3-1. HOW TO CHANGE CPI ON THE NCR6455 UNDER MS-DOS
- SW3-2. HOW TO CHANGE CPI ON THE TCR6411 UNDER MS-DOS
- SW3-3. HOW TO CHECK PRINTER ERRORS WITH CENTRONICS INTERFACE FOR THE FX80/100 OR NCR 6411.
- SW5-1. DM 5 CONTROL CODES FOR INSTALLING MULTIPLAN
- SW6-1. HOW TO FIND OUT WHETHER A SYSTEM HAS A MULTI-LAYER MAIN CONTROL BOARD.
- SW6-2. THE PROGRAMMABLE INTERVAL TIMER

COMMUNICATION

Third Party Support Center

NCR GmbH - TSC Ulmer Straße 160 · D-6900 Augsburg Engineering&Manufacturing Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page



SYSTEM INFORMATION

C O L O R G R A P H I C with CP/M-80

NCRGRAF color patch with MBASIC - POKE

With the MBASIC statement POKE it is possible to patch NCRGRAF 1.1 (for interpreted BASIC, not for compiled BASIC) to programm color graphics.

POKE &HB88D,0

green plane

POKE &HB88D,64

red plane

POKE &HB88D, 128

blue plane

The next GPOINT all sets the cursor in the color plane selected by the poke statement, and every color command will be drawn in this plane until the next POKE &HB88D-GPOINT-sequence.

A GINIT or a GCLEAR statement will not reset the color.

In a sequence of GLINE commands the end of the line is the new cursor and must not be set with GPOINT. To change the color during such a sequence a GPOINT statement must be inserted after the poke statement.

Graphic figures which should be drawn in mixed colors (cyan, magenta, yellow and white) must be drawn two (or 3) times at the same position with the same parameters in the corresponding color planes:

cyan

= blue and green

magenta vellow = blue and red
= red and green

white

= red and blue and green

The following example shows the drawing of a cyan circle.

EXAMPLE:

30

40 POKE &HB88D,0

'SELECT GREEN PLANE

50 X=100 : Y=200 60 CALL GPOINT(X,Y)

70 R = 50

80 CALL GCIRCL(R)

'DRAW A GREEN CIRCLE
'SELECT BLUE PLANE

90 POKE &HB88D, 128 100 CALL GPOINT(X,Y)

110 CALL GCIRCL(R)

'DRAW A BLUE CIRCLE

On monochrome DM V red or blue figures will be drawn in green. If a figure is drawn in complement mode (GMODE = 1) and two color planes (cyan, magenta, yellow) then this figure will be invisible on a monochrome CRT, because the drawing of the second plane will delete the first one.

Third Party Support Center		Dale	14 LI F	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manulacturing	Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty		11.5.84	SW2	1.1



SYSTEM INFORMATION

GRAPHICS CONTROLLER ROARD

-GENERAL

The Graphic Controller Board is built up with the NEC 7220 GDC (Graphic Display Controller) which operates in Mixed Mode. The GDC controls a 16k*16bit video memory for a monochrome display, in color there are three memory planes of this size.

-MIXED MODE

*In Character Area the frame is 25 character lines by 80 characters. Upper and lower case characters are displayed in a 6*9 dot pattern in a 8*16 dot matrix which allows for descended lower case characters (see Appendix A for ASCII character table and character set). Characters and background can be defined independently in 8 colors: black, white, red, green, blue, yellow, magenta, and cyan.

*In Graphics Area the dot raster is equidistant in X- and Y-direction with 640H*400V pixels resolution. Pixel distance is about 0.3375mm (=0.0132 inch). In color each dot position can be drawn in any of 8 colors. The bit mapping of the video memory is shown in the following figure:

dot column	0	- 0					639
dot row 0	! D0 ! D0	word#0 word#40	D15! D15!	,,	! D0	word#39	015!
	=					200 20	= =
	!						= 1
dot row 399	!			//	! D0	word#1599	9 D15!

*Switching between both areas can be achieved by modifying bit 7 in parameter RAM byte P3 (and P7).

-MEMORY MODIFICATION


Each modification of the video memory lasts 0.8 usec, first the memory is read into the GDC then modified and written back. The modes of modification are:

- * Zero
- * Set
- * Replace
- * Complement

1	Third Party Support Center		Date	Chapter	Page
İ	NCR GmbH ISC	Phone 321/4051			1
ļ	Ulmer Straße 160 D-8900 Augsburg	Telex 5 3 7 49 - Telefax 8211405 462	11.5.84	SW2	2 1
1	Engineering & Manufacturing	For Information only without Guaranty.	11.5.64	245	2.1




SYSTEM INFORMATION





ACTUAL MEMORY

MODIFICATION



-CHARACTER GENERATOR AND ATTRIBUTE LOGIC

The DMV contains two character generators with each up to 4kByte ROM.

*One is placed on the Graphic Controller Board and is automatically accessed in character area by the lower data byte of the memory (ASCII-code).

The higher data byte is stored into the attribute register which is valid for one character and available only in character area.

*At	tr	i b	u tı	25:

monochrone

color

a)

Video Memory Bit	8	inverse	half intensity
Video riemor, bit		blink enable	blink enable
	-	- -	front color red
			front color green
	12	~ ~ ~	front color blue
	13		back color red b)
	14		back color green b)
	15		back color blue b)

- a) standard value in color is E8 hex (back black, front green).
- b) back color attribute bits are negative logic levels.

Attributes can also be directly set with escape sequences in the command level of the operating system. (see table: Terminal Function Codes)

#Another character generator placed on the main board is accessible in the CPU's ROM address area from 1000hex to 1FFFhex. This can be used for character representation in graphic area. Instead of ASCII codes, 16 bytes of raster line information from this generator have to be sent to the video

Third Party Support Canter		Dale	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 5:3749 - Telefax 8211405462 For Information only without Guaranty	11. 5. 84	SW2	2.2





SYSTEM INFORMATION

memory to form one character correctly.

I/O-Address:

ROMSEL = 11hex

RAMSEL = 10hex

Note: No attributes are possible in graphic area.

-VIDEO TIMING

*The Video Timing is fully programmable by the GDC. During initialisation of the DMV all timing values are defined for correct operation of the monitor.

CAUTION!

Do not alter any of the video timing parameters!

Redefining any of the parameters succeeding the RESET, SYNC, and USYNC command may cause damage on the CRT monitor board. Also the surrounding hardware logic will not accept any modification of the video timing.

-GRAPHICS DRAWING

The GDC supports drawing of

- * horizontal, vertical lines
- * vectors
- * rectangles
- * arcs, circles
- * graphic characters
- * line, area pattern
- * drawing in 8 directions

For detailed programming information refer to NEC GDC 7220 Product Description.


-INTERFACE TO THE CONTROLLER BOARD

- # 8 bit data bus
- * address bits BAO, BAI, BA2
- * fifo buffer
- * read, write control
- * dma request GDRQ2 and acknowledge DACK2/

I/O hex address:

A0	read status register
A1	read fifo
A0	write parameter into fifo
A1	write command into fifo
A2	write display zoom factor

Third Party Support Center		Cate	Chapter	Page
NCR GmoH TSC Ulmer Straße 160 : D-8900 Augsburg	Phone 821/4051 Telex 5:3749 - Telefax 8211405462	11.5.84	SW2	2.3
Engineering & Manufacturing	For Information only without Guaranty		1	





SYSTEM INFORMATION

Status Register:

Bit	0	data ready
	1	fifo full
	2	fifo empty
	3	drawing in progress
	4	dma execute
	5	vertical sync active
	6	horizontal blank active
	7	light pen detect

The graphic controller board is directly connected onto the controller board with two connectors, J/P 113, and J/P 114. Pin assignment:

P114	a	c	P113	a	c
1	+5V	+5\	1	+50	+50
2	LGRD	LGRD	2		
3	LPEN	LPENSW	3	D1	D0
4	+12V	+12V	4	D3	D2
5	+12V		5	D 5	D4
6			6	D7	D6
7			7		
8			8	HSYNCX	HSYN
9			9	USYNCX	LGRD
10			10	BA1	BA0
11			11		
12			12	GDC I OW/	GDCI OR/
13			13	DACK2/	GDRQ2
14			14		
15			15		WCLK
16	LGRD	LGRD	16	LGRD	LGRD

-GDC FEATURES

#Split screen: Character and graphic area can be mixed within

one image (display partition area 1 and 2

programmable with the PRAM command).

*Scrolling

*Paging: In character area the capacity of the video

memory allows storing of 8 video pages.

*Panning: The top left corner of any image cutout is

shifted to the top left corner of the screen.

Normally used together with zooming.

*Zooming: a) for graphics character writing (factors

1 - 16)

b) for display 1 to 16 (only for DMV with change level > 35)

Third Party Support Center		Dale	Chapter	Page
NCR GIMBH TSC	Phone 821/4051	11.5.84	SW2	2.4
Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Telex 5:3749 · Telefax 8211405462 For Information only without Guaranty		171	1



SYSTEM INFORMATION

-VIDEO MEMORY ADDRESS RANGE

Hex address: monochrome color

0000-3FFF green green 4000-7FFF red 8000-BFFF blue

-GDC COMMAND SUMMARY

* Video Control Commands

RESET resets GDC, specifies video display format

SYNC specifies the video display format

USYNC selects master or slave mode

CCHAR defines cursor and character row height

* Display Control Commands

START ends idle state and activates the display

BCTRL controls blanking of the screen

200M specifies display or character writing zoomfactor

CURS sets cursor position in display memory PRAM start address and length of display areas,

specifies 8 bytes for graphics character

or 2 bytes for drawing pattern

PITCH specifies horizontal width of display

* Drawing Control Commands

WDAT writes data words or bytes into display memory

MASK sets the mask register contents

FIGS specifies parameters for drawing controller

FIGD draws the above specified figure

GCHRD draws graphics characters

Data Read Commands

RDAT reads data words or bytes from display memory

CURD reads the cursor position

reads the light pen address

Date



SYSTEM INFORMATION

How to generate a dBase file that can be used with DR-GRAPH:

- Create a dBase file named SDF.DBF 1.
- 2. Enter in dBase II:

Use B: SDF.DBF. Copy to B: SDF delimited with ",".

This generates the file SDF.TXT on drive B.

- Invoke "SDI" that is delivered with SuperCalc. З.
 - Select option B.
 - Enter B:SDF.TXT as source file name.
 - Enter B: SCSD as destination file name.

This creates the SuperCalc file SCSD.CAL on drive B.

- Select option C of the SDI menu.
- Enter B:SCSD.CAL as source file name.
- Enter V upon "output ALL or VALUES (A or V)".
- Enter B:SCSD.SDF as destination file name.
- 4. The file SCSD.SDF can be processed by DR-GRAPH.

Engineering & Manufacturing

Date



SYSTEM INFORMATION

Third Party Support Center

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing

Phone 821/4051

Telex 5 3 7 49 - Telefax 82 11 4 0 5 4 6 2 For Information only without Guaranty Chapter

Date

Page



How to Change CPI on the NCR 6455 under M8-DOS:

The NCR 6455 can be switched to a different character width (10/12/15 CPI) by escape sequences. In CP/M this can be done via keyboard. In MS-DOS, the ESC-key is not scanned, therefore a file has to be generated for each width. an example for 12 CPI (Enter only the underlined characters!):

```
DEBUG (CR)
-E100
0A86:0100 00.1B Sp 00. 5D Sp 00. 44 Sp 00.14 (CR)
-NCP12 (CR)
-RCX (CR)
CX0000
-4 (CR) (length in bytes)
Writing 0004 bytes
-Ω
```

A> CONTROL P (turn print on) A) IYPE CP12 (12 characters per inch) A>DIR (print directory)

Other printer settings can be achieved in the same way.

The NCR 6455 can be controlled as follows:

```
ESC J H = 1B 5D 48 = Compressed Pitch (15 CPI)
ESC \supset J = 1B 5D 4A = Elite (12 CPI)
ESC J L = 1B 5D 4C = Pica (10 CPI)
```

Sp = Space

Date

SYSTEM INFORMATION

How to Change CPI on the NCR 6411 under MS-DOS:

NCR 6411 printer can be switched to a different characwidth (10/12/17 CPI or proportional) by escape sequen-In CP/M this can be done via Keyboard. In MS-DOS, the ESC-key is not scanned, therefore a file has to be generated for each width. Here an example for 17 characters per inch. (Enter only the underlined characters!):

```
DEBUG (CR)
-ELOO
           00.18 Space 00. 51 Space 00. 16 (CR)
0010:68A0
-NCP17 (CR)
-RCX (CR)
CX0000
-3 (CR) (length in bytes)
-4
Writing 0003 bytes
-Ω
A) CONTROL P (turns on print)
A>IYPE CP1Z (17 characters per inch)
A>DIR (print directory)
```

Other printer settings can be achieved in the same way.

The NCR 6411 can be controlled as follows:

```
ESC Q = 1B 51 = Compressed Pitch (17 CPI)
ESC E = 1B 45 = Elite (12 CPI)
ESC N = 1B 4E = Pica (10 CPI)
ESC P = 1B 50 = Proportional
```

SYSTEM INFORMATION

How to check the Centronics-Interface for Errors when connected with Epson FX-80/100 or NCR 6411 $\,$

- K210 -

When you are printing with the Centronics-Interface (CP/M Driverprogram) and a error (Paper is empty, Printer is off ...) occurs the Printroutine will hang because the Driverprogram only supports Ready-Busy Handshaking. This is done by checking one bit of Port 61H.

But via this 8-bit wide Port the Printer tells the Centronics-Interface also other information about his status:

Port 61H

Bit #: 7 6 5 4 3 2 1 0
Signal: ERR/ PE BUSY SLCT TEST1 ACK/ OBF TEST4/

The signals are activated by:

ERR/ Paper empty, Deselected or other Error

PE Paper empty

BUSY Data is received or printed, Deselected, ERR/,

Buffer full(NCR 6411), Printerinitialisation

SLCT on Epson always activated; NCR 6411: when ERR/

is not active or SEL-Key is pressed

TEST1 always active (not connected TTL-Input)

ACK/ becomes active for 12us (NCR 6411: 7us) when

Printer is ready

OBF normaly deactivated

TEST4/ always active (Input of TTL-Inverter not connected)

Following States can be detected by combining three signals: (1=active)

	ERR/	PE	BUSY
Ready	0	0	0
Printer is switched off	0	1	1
Paper empty or Initstatus	1	1	1
or	0	1	0
Busy	0	0	1
Deselected or other Error	1	0	1
- must not come -	1	0	0
or	1	1	0

The following two sample programs show the use of the states (MS-BASIC and 8080-Assembler).

Third Party Support Center		Date	Chapter	Fage
NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/405; Telex 5:3749 - Teletax 8211405462 For Information only without Guaranty.	31.08.1984	SW3	3.1

TSC

SYSTEM INFORMATION

```
10 'Statecontrol on Printing with Centronics-Interface
20 '
     for Epson FX-80/100 and NCR 6411 / C. ITOH 8510
40
50 DIM M$(5) 'Messages
60 E$=CHR$(27); CI=&H61; CD=&H60
70 P$=E$+"="+CHR$(3+32)+CHR$(0+32)
80 T$="I'm a sentence for testing."+CHR$(13)+CHR$(10)
90
100 FDR J=0 TD 5: READ M$(J): M$(J)=M$(J)+CHR$(23): NEXT
110 DATA "Ok - Selected"
120 DATA "Switched off", "Paper empty or Init"
130 DATA "Deselected or other Error", "Busy"
140 DATA "Damage Status"
150
160 PRINT CHR$(26); "I try to print the sentence: "; T$;
170 PRINT "Press any key to stop printing."
180 FOR J=1 TO LEN(T$)
190 S$=MID$(T$,J,1): GOSUB 230 'Print Substring
200 NEXT: GOTO 180
210
220 ' Printroutine
230 IF LEN(INKEY$)<>0 THEN END
240 PRINT P$:
250 W=INP(CI) AND 224 'only ERR/,PE,BUSY
260 IF W=128 THEN PRINT M$(0): GOTO 320
270 IF W=224 THEN PRINT M$(1): GOTO 230
280 IF W=96 OR W=192 THEN PRINT M$(2): GOTO 230
290 IF W=32 THEN PRINT M$(3): GOTO 230
300 IF W=160 THEN PRINT M$(4): GOTO 230
310 PRINT M$(5): GOTO 230
320 OUT CO,ASC(S$)
330 RETURN
```

Third Party Support Canter		Date	Chapter	Page	1
NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering&Manulacturing	Phone 821/4051 Telex 53749 - Tsiefax 8211405462 For Information only without Guaranty	31.08.1984	SM3	3.2	



SYSTEM INFORMATION

; Statecontrol on Printing with Centronics-Interface ; for Epson FX-80/100 and NCR 6411 / C. ITOH 8510

	-	~~			•
•	ω	un	-M-		nics
•	-	20	- 111	EWU	111

0005	=	BDOS	EQU 0005H	
0061	=	CENIN	EQU 61H	; IN-Port (Centronics)
0060	=	CENOUT	EQU 60H	;DATA-OUT-Port (")
0006	=	DIRCON	EGN 9	
0009	=	PRTSTR	EQU 9	;Print String
000A	=	LF	EQU 10	;Line Feed
OOOD	=	CR	EQU 13	; <cr></cr>
0017	=	EOL	EQU 23	;Clear End of Line
001A	=	HOME	EQU 26	
001B	=	ESC	EQU 27	
0100			ORG 100H	
	CD1401		CALL INIT	
	110702		LXI D,PRTEXT	
0106		NXT	LDAX D	;fetch character
0107			CPI '\$'	1.1
-	CA0301		JZ GETCHAR CALL PRINT	;all char. printed ?
-	CD2C01		RNC	Alexandered 2
010F 0110			INX D	;key pressed ? ;next character
	C30601		JMP NXT	; next character
OIII	C30801		OTH NAT	
0114	0F09	INIT	MVI C,PRTSTR	;Print HTXTO
	112502	2002	LXI D,HTXTO	
	CD0500		CALL BDOS	
011C			MVI C,PRTSTR	;Print PRTEXT
	110702		LXI D,PRTEXT	•
0121	CD0500		CALL BDOS	
0124	0E09		MVI C,PRTSTR	;Print HTXT1
0126	114402		LXI D,HTXT1	
0129	C30500		JMP BDOS	
012C		PRINT	PUSH D	;save Registers
012D			MOV B,A	j ¹¹
012E		14	PUSH B	; "
	CD9701	PRINT1	CALL GETKEY	
	CA9201		JZ PREND	
0135			MVI C,PRTSTR	;pos. Cursor
	110202		LXI D,PQS CALL BDOS	
013A	CD0500		IN CENIN	
013b			ANI 11100000B	<pre>;get status ;only ERR/,PE,BUSY</pre>
0141			CPI 128	<pre>;only ERR/,PE,BUSY ;nothing active ?</pre>
	C25601		JNZ CP1	, induiting active :
	11A101		LXI D.MESGO	
0149			POP B	
014A			MOV A.B	
014B			OUT CENOUT	
017D	2000			

i	Third Party Support Canter		Date	Chapter	Par;e	
	NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Erigineering & Manufacturing	Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty	31.08.1984	SW3	3.3	



SYSTEM INFORMATION

	014D	0E09		MVI C,PRTSTR	
		CD0500		CALL BDOS	
	0152			STC	
		C39501		JMP PREND2	N M
		FEE0	CP1		
			LPI	CPI 224	;PE,BUSY ?
		C26101		JNZ CP2	
		11B001		LXI D,MESG1	
	015 E	C3BA01		JMP PRMSG	
	0161	FE40	CP2	CPI 96	;ERR/,PE,BUSY ?
	0163	C26C01		JNZ CP3	, , , , , , , , , , , , , , , , , , , ,
	0166	11BE01	CP20	LXI D,MESG2	
	0169	C38A01		JMP PRMSG	;print message
		FECO	CP3	CPI 192	;PE ?
		CA6601	U . U	JZ CP20	1 C .
		FE20		CPI 32	;ERR/,BUSY ?
		C27C01		JNZ CP5	
		11D301		LXI D,MESG3	
	0179	C38A01		JMP PRMSG	
	017C	FEAO	CP5	CPI 160	; BUSY ?
		C28701		JNZ CP6	, 200.
		11ED01		LXI D,MESG4	
		C38A01		JMP PRMSG	
			CD.4		
		11F301	CP6	LXI D, MESG5	
		0E09	PRMSG	MVI C,PRTSTR	;print message
	018C	CD0500		CALL BDOS	
	018F	C32F01		JMP PRINT1	
	0192	C1	PREND	POP B	
	0193			STC	
	0194			CMC	
	0195		PREND2	POP D	
	0176		FRENDZ		
	0170	L7		RET	
	0197		GETKEY	MVI C,DIRCON	;get key
	0199			MVI E,OFFH	
Ċ	019B	CD0500		CALL BDOS	
	019E	FEOD		CPI CR	
	01A0	C9		RET	
				10-10 St. 10 St.	
	0141	4F6B202D20	MESGO	DB 'Ok - Selecte	od' EOL '#'
		5377697463			
				DB 'Switched off	
		5061706572			or Init', EDL, '\$'
		4465736560		DB 'Deselected o	
		4275737917		DB 'Busy', EDL, '4	
	01F3	44616D6167	MESG5	DB 'Damage Statu	
	0202	1B3D232024	POS	DB ESC, '=',3+32,	0+32, '\$'
		49276D2061			ence for testing.
		OD0A24	—	DB CR,LF,'\$'	idi ceseriigi
		1A49207472	PHTYTO		on neight the content.
		5072657373			o print the sentence: \$'
	UZ74	70/207/3/3	TIVITA	DB 'Press (CR) t	o stop printing.\$′

-	Third Party Support Canter		Date	Chapter	Page
į	NCA GmbH - TSC	Phone 821/4051	31.08.1984	SW3	3.4
	Ulmer Straße 160 C-8900 Augsourg	Telex 5 3 7 49 + Telefax 8211 405 462	= 6		
i	Engineering 3 Manufacturing	For Information only without Guaranty.			



SYSTEM INFORMATION

DM V CONTROL CODES FOR INSTALLING MULTIPLAN

Question		Aaswec
Sequentially? CANCEL HOME END		Y ^C &E R ^Z
RIGHT DIR KEY UP DIR KEY		^D ^E
LEFT DIR KEY DOWN DIR KEY		^S ^X
BACKSPACE DELETE HELP		^H &X ?
RETURN TAB		^M ^I
CHAR LEFT '		^K ^L
WORD LEFT WORD RIGHT		^0 ^P
NEXT WINDOW PAGE UP PAGE DOWN		^W ^R^E ^R^X
PAGE LEFT PAGE RIGHT		^R^S ^R^D
NEXT ULCELL REFERENCE		^F @
RECALC UP SCROLL DOWN SCROLL		^∪ ^J
LEFT SCROLL RIGHT SCROLL		&EH
BEGIN GRAPHICS MODE END GRAPHICS MODE		N/A N/A
UERTICAL BAR UPPER RIGHT CORNER LOWER RIGHT CORNER		+
LOWER LEFT CORNER UPPER LEFT CORNER		•
TOP HALF OF + BOTTOM HALF OF +		+ +
HORIZONTAL BAR CLEAR THE SCREEN START CURSOR POSITI	ONTING	^Z
UPPER LEFT CORNER R ROW POSITION FIRST?	OW 1, COL 1 ?	&E= N Y
ROW NUMBER MODIFIED WHAT VALUE IS ADDED		5 32
CHARACTERS TO SEPAR HOW IS COLUMN NUMBE WHAT VALUE IS ADDED	R MODIFÍED	N/A 5
END CURSOR POSITION		32 N/A

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5.3749 - Teleiax 8211405462 For Information only without Guaranty	11.5.84	SW5	1.1



SYSTEM INFORMATION

Question			ADSWED		
20					
INITIALIZE TERMINAL			N/A		
RESET TERMINAL			N/A		
ERASE TO END OF LINE			&Et		
CLEAR TO END OF DISPLA	Υ		&Ey		
NON-DESTRUCTIVE REVERS	SE VIDEO		Y		
BEGIN REVERSE VIDEO			&EG4		
END REVERSE VIDEO			&EG0		
TURN OFF REVERSE VIDEO			N		
TURN ON KEYBOARD CLICK			N/A		
TURN OFF KEYBOARD CLIC	CK		N/A		
TURN ON CURSOR			N/A		
TURN OFF CURSOR			N/A		
SOUND THE BELL			G		
NUMBER OF ROWS			24		
NUMBER OF CHARACTER CO	LUMNS		80		
NAME OF TERMINAL		NCR	Decision	Mate V	

Note: N/A means that this question is not applicable to the DM \vee -- leave the answer blank.

Dale

SW5

[^] means that is the CONTROL-KEY.



SYSTEM INFORMATION

How to find out whether a system has a multi-layer main control board:

A multi-layer main board is required for:

- Reset via CONTROL-F20.
- Support of 512 K bytes of memory.

As multi-layer board implementation cannot be detected by the tracer or factor number, determination as to whether a system can be upgraded beyond 256 K bytes of memory may create some confusion.

All systems that have a factory installed multi-layer main board have a diamond stamped at the rear between the NCR logo and the FTZ number. With the diamond, you can read QA and a number.



SYSTEM INFORMATION

THE PROGRAMMABLE INTERVAL TIMER

Interval timing in the NCR DECISION MATE V is provided by an 8253 Frogrammable Interval Timer. This integrated circuit can be used as three independent 16-bit counters. The Timer is interfaced to the data bus, so that Timer values can be transmitted and read by the microprocessor. In addition, the Timer can be used to generate interrupts at programmed intervals or a single interrupt after a specific interval. Counting is carried out internally by the Timer, either as a binary or a Binary Coded Decimal (BCD) operation. Counting speed is determined by an external clock signal. Counting is achieved by decrementation of a Counter from the value loaded down to zero.

Communication between Timer and microprocessor is via the Port addresses 80H-85H:

Instruction		ruction	Function		
	OUT	H0B	Load Counter O		
	OUT	81H	Load Counter 1		
	OUT	82H	Load Counter 2		
	out	83H	Specify Timer operation		
	IN	80H	Read Counter O		
	IN	H18	Read Counter 1		
	IN	82H	Read Counter 2		
	1 N	83H	No operation		

All three counters have a clock input as follows:

	Multilayer main PCB	Non-multilayer main PCB
CLK 0:	56 Hz	56 Hz
CLK 1:	23.1 KHz	23.1 KHz
CLK 2:	500 KHz	56 Hz

CAUTION: Counters 0 and 1 of the Timer provide synchronization signals required by the video display. These two counters are initialized by the firmware of the NCR DECISION MATE V. Under no circumstances should you disturb the contents of these registers, otherwise damage to your computer may result. If you wish to read these

Third Party Support Center	7 7 9	Date	Chaote:	Page
NCR GmbH : TSC Ulmer Straße 160 D-8900 Augsburg	Phone 821/4051 Telex 5 3 7 49 · Telefax 8211405462	06.11.84	SW6	2.2
Engineering & Manufacturing	For Information only without Guaranty.			





SYSTEM INFORMATION

Counters (for example, in order to derive a random number), you should use a Counter Latch, as described below.

You may wish to use Counter 2 in conjunction with the Programmable Interrupt Controller (K235). An external take-off point for this Timer signal is pin b8 of peripheral slot 7.

Counters can be programmed independently of one another. Before a counter is initialized it is in an undefined state. The following programming steps are required, in order to set up a Timer Counter.

One byte must be transmitted to the Timer's Control Register via Port 83H. The value of this byte is made up as follows:

07	66	C5	D4	0.3	02	01	00	via Port
CRIINT	FR	R/M C	FLECT		MUDE		RCD	нта

COUNTER is a two-bit binary value 0-2, denoting the number of the Counter to be accessed. Therefore, to access Counter 2, D7 should be set and D6 zero.

R/W SELECT determines the way in which the specified Counter is to be loaded or read. The type of operation to be carried out (read or load) depends on whether an IN or OUT instruction is being used (the Timer has pin connections for /RD and /WR signals). The significance of the binary value contained in these two bits is as follows:

- O Counter Latching (see below)
- 1 Read/load more significant byte of Counter
- Read/load less significant byte of Counter
- 3 Read/load both Counter bytes (less significant first)

ECD: if this bit is set, the 16 bits of the selected Counter are used as a 4-digit ECD counter. If this bit is zero, the Counter represents a 16-bit binary value.

MODE may be a binary value 0-5 in three bits. The following modes can be implemented in the NCR DECISION MATE V hardware:

O - Following the loading of the Counter, the signal OUTput pin for that Counter goes low, and remains low until the Counter has decremented to zero. The OUT signal then goes high, and remains high until the Counter is next programmed. If you write a new value to the Counter before

Third Party Support Center		Date	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3749 Teletax 8211405462 For Information only without Guaranty	06.11.84	SW6	2.2




SYSTEM INFORMATION


the old count has expired, decrementing resumes from the new value. From the hardware point of view, mode 0 is enabled by a high signal at the Gate for the specified counter. This signal is permanently present at the Gate for Counter 2.

- 2 An OUTput low pulse of one clock is issued upon terminal count. As the Gate for Counter 2 is permanently high, this process repeats itself.
- 3 As Mode 2, except that OUTput remains high for the first half of the count and goes low for the second half (ach leved by decrementing by 2 at each clock). If the Counter specifies an odd number, the first decrement in the first countdown is by 1, the next countdown starts with a decrement of three.
- 4 As soon as this mode has been loaded, the OUT pin for the selected Counter on the Timer goes high. When the Counter has been subsequently loaded, counting begins. As soon as the count has decremented to zero, the OUT pin goes low for one clock period, and then high again. If your software reloads the Counter during decrementing, the new Counter value takes effect at the next clock signal. As in mode 0, operation of mode 4 is dependent on the presence of a high signal at the Gate (decrementing would be suspended if this signal were low).


MODE 0: Interrupt on Terminal Count




MODE 2: Rate Generator



MODE 3: Square Wave Generalor



MODE 4: Software Triggered Strobe



Third Party Support Center		Date	Chapter	Page
NCR GmcH - TSC Ulmer Straße (60 - D-8900 Augsburg Engineering & Manufacturing	Phone 821/405; Telex 53749 Taiefax 821/405462 For Information only without Guaranty.	06.11.84	SW6	2.3



SYSTEM INFORMATION

The other modes (1 - programmable one-shot, 5 - hardware triggered strobe) are not available. This is because the Gate pin of Counter 3 is permanently pulled up high via a resistor (see schematics in Appendix A).

Following the Timer Control Register byte detailed above, the Timer expects the number of bytes specified in the two bits R/W to be transmitted by the microprocessor (load operation), or the specified number of bytes to be read. The one or two-byte value is then read from or written to the data bus. Loading all zeros into a Counter results in a maximum count (OFFFFH in binary, 9999 in BCD counting).

Note that it is not necessary to read or write immediately after setting the Timer Control Register. However, the specified number of bytes must be read or written. In mode 0, as soon as the Timer recognizes that the first (or only) byte is being transmitted, the decrementing process is suspended until the new Counter contents have been read.

Reading Counter registers requires some care in order not to disturb the counting process. A Counter can be read directly or via a Counter Latch. The former method requires counting to be inhibited during the reading process. This can be achieved only by controlling the Gate or suspending the clock signal to the Counter which is to be read. For this reason, you should use the Counter Latch method.

To read a Counter Latch, a byte must be written to the Control Register, specifying the Counter and with D5 and D4 zero (this command has no effect on the MODE and BCD settings). Then issue a read Counter byte to the Control Register and read the one or two bytes specified.

EXAMPLE

The following example makes use of the clock signal at the Timer to generate a "random" value in the range 0-0FFH. Routines are used for initializing and reading the timer, and for reading the keyboard (the keyboard reading routine in this example conforms to the Direct Console I/O function of the CP/M-86 operating system). Pressing a key after clock in stops the count in Counter 3. The "random" number is denoted by the LEDs at the back of the computer.

COUNTE EQU 83H :Part to Timer Control Register.
COUNT2 EQU 82H ;Port to Timer Counter 2.

						_
Third	Party Support Canter		Date	Chapter	Page	
1	imbH TSC	Phone 821/4051				
	Straße 160 - D-8900 Augsburg : ering&Manufacturing	Telex 5 3 7 49 Telefax 82 11 4 0 5 4 6 2 For Information only without Guaranty.	06.11.84	SW6	2.4	



SYSTEM INFORMATION

```
:Mask for Control Register selecting COUNTER 2.
          EUN 80H
                        :Sets R/W SELECT in Control Register to "latch".
          EQU
LATCH
                        MODE: both low and high bytes.
          EON 20H
LOHI
LEDPORT
         EDU 0
                        ; Port to LEDs.
          CSE6
:The following routine transmits one byte to Timer Control Register.
SETTIMI: MOV DX, CONREG
          MOV AL,C2
               AL, LOHI
          OR
          DUT DX, AL
          RET
:This routine accepts the current contents of AX as the new value for
;Counter 2. The low byte is transmitted first.
SETTIM2: MOV DX, COUNT2
          OUT DX,AL
          XCHG AH, AL
          OUT DX,AL
          RET
:RDIIN reads Counter 2 by means of Counter latching. Both bytes are read.
;The number thus read can be regarded as reasonably random, as the Counter
is clocked by a 500 KHz signal. This gives the Counter a maximum exhaust
time of approximately ISL ms (OFFFH decrementing to zero). The Counter
; continues counting after the programmed count value is exhausted. The low
thyte is returned in BL (read first), the high byte in BH.
RDTIM:
          MOV DX, CONREG
                          OR AL, LATCH superfluous, as LATCH is 0.
          MOV AL,C2
                          :Counter 2 to be latched.
          OUT DX, AL
               AL, LOH!
          DR
                          :both bytes of Counter 2 to be read.
          OUT DX, AL
          DEC DX
                          :read low byte.
          IN
               AL, DX
           MOV AH, AL
               AL,DX
          IN
                          read high byte.
          XCHG AH.AL
          MOV BY,AY
           RET
:Routine to read keyboard (CP/M-86. Adjust for other operating systems)
KBSTAT:
          PUSH BX
           MOV CL,6
```

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Englingering & Manufacturing	Phone 821/4051 Telex 53749 Teletax 8211405462 For Information only without Guaranty	06.11.84	SW6	2.5



SYSTEM INFORMATION

MOV DL.OFEH INT 224 POP BI

The main program starts here.

SAMPLE: CALL SETTIMI

RET

XOR AX, AX

;set max. count for Counter 2. This is, strictly

;speaking, not necessary, as Counter does not

terminate at zero.

CALL SETTIM2

KOWALT:

EALL KBSTAT

CMF AL,0

KBNAIT

tjump if no key pressed.

BREAK:

CALL RDTIM MOV OI, LEDPORT

MOV AL, BL

tuse low byte only, as this yields more random

OUT DY, AL

transmit 8-bit value to diagnostic LEDs.

NOP

DSEG

ORG 100H

DUMBYTE DB

END

you require accurate timing for real-time, applications, you should make use of the Programmable Interrupt Controller in conjunction with the Timer. An example is included in the appropriate section of this Manual.

ó

Date

	Third	Party	Support	Canter
--	-------	-------	---------	--------

NCR DECISION MATEV Schnittstellen-Beschreibung (RS 232-C)





N C R DECISION MATE V, der Personal-Computer mit Herz


DM V SCHNITTSTELLEN - HANDBUCH

Inhalts	sverzeichnis	Seit
1.	Einführung und Beschreibung der RS232 Schnittstelle	3
1.2	Pinbelegung der V.24 Schnittstelle	4
1.3	Probleme mit der Norm	6
1.4	Übertragungsprotokolle	8
2.	Tips zum Anschluß eines Druckers	8
2.1	Drucker ohne XON/XOFF Protokoll	8
2.2	Checkliste für Druckerinstallation	9
3.	Hardware der V.24 Schnittstelle	10
3.1	Schaltbild des V.24 Interface	11
3.2	V.24 Interface wird interruptfähig	12
4.	Programmierung des V.24 Interfaces	13
4.1	Initialisierung des 2651	15
4.2	Kommunikation zwischen zwei DM V	16
4.2.1	Kommunikation mit PIP	18
5	Anhang	10

1. Einführung und Beschreibung der RS232 Schnittstelle

Die V.24 Schnittstelle ist im Microcomputerbereich wohl eine der häufigsten Schnittstellen, um sowohl Rechner untereinander als auch Rechner mit Peripheriegeräten zu verbinden.

Die V.24 Schnittstelle, die der amerikanischen RS232-C weitgehend entspricht, ist eine serielle Schnittstelle. Die Ausgabe erfolgt als Einzelbits, die mit einem Startbit beginnen und mit einem oder zwei Stopbits enden. (Bild 1)



Eine logische Eins entspricht einer Spannung zwischen -3V und -15V, eine logische Null entspricht einer Spannung zwischen +3V und +15V. Der Bereich zwischen -3V und +3V ist undefiniert. (Siehe Bild 3) Die Übertragungsgeschwindigkeit reicht von 50 Baud bis 19200 Baud. Die maximale Leitungslänge beträgt ca. 30m ist aber von der Baudrate abhängig. Größere Längen sind mit eimem Modem zu erreichen.




Bild 3: Spannungspegel der V.24 Schnittstelle.

1.2 Pinbelegung der V.24 Schnittstelle

Im folgenden sind die wichtigsten Leitungen schematisch dargestellt:

D., 1	- E1:	Schutzerde	高電	Protective Group	57410 THE	1
2	D1	Sendedaten	TD	Transmit Data	103	\Rightarrow
(_3	D2	Pmpfangsdaten	RD	Receive Data	104	-
4	S2	Sendeteil ein- schalten	RTS	Request to Send	105	\rangle
5	M2	Sendebereitschaft	CTS	Clear to Sand	106	
1-6	н1	Betriebsbereit-	DSR	Data Set Ready	107	\dashv
<u>_</u> °		schaft				—
1/37		schaft Betriebeerde // /a		Signal descend at	Wijozu:	हुः
1 257				Signal Ground of		<u>ফুক্</u>
15	- The Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the	Emplangssignal-	DCD			ফুর্
15	H5	Empfangssignal- pegel Sendoscht/ttakt	DCD TC	Data Carrier Det	ect 109	r r
15	H5 T2	Emplangssignal- pegel Sendeschrittakt von der DVR	DCD TC	Data Carrier Det Transmit Clock DCR Receive Clock DCR	114 115	
15	H5 T2	Emplangssignal- pegel Sendoschrittakt von der DÜR Emplangsschrittak 22ndgeråt betriebs	DCD TC cRC	Data Carrier Det Transmit Clock DCR Receive Clock DCR	114 115	

PIN BESCHREIBUNG

2 TRANSMIT DATA
Serielle Daten werden über diese Leitung vom
Terminal gesendet. Logisch "l" ist LOW,
logisch "0" ist HIGH. Während der Wartestellung ist die Leitung LOW.

3 RECEIVE DATA Serielle Daten werden über diese Leitung vom Terminal empfangen. Logisch "1" ist LOW, logisch "0" ist HIGH. Während der Wartestellung ist die Leitung LOW.

- 4 REQUEST TO SEND
 Terminal Output. Zeigt an, daß das Terminal
 sendebereit ist. Im Nicht-Modem Mode ist
 dieses Signal immer HIGH.
 Im Modem und Full-Duplex Mode ist dieses
 Signal LOW, wenn keine Daten für das Terminal zum Senden vorliegen und HIGH, wenn
 das Terminal senden will.
- 5 CLEAR TO SEND
 Terminal Input. Muß HIGH sein für eine Datenübertragung im Modem-Mode.
 Im Nicht-Modem Mode wird diese Leitung nicht
 berücksichtigt.
- 6 DATA SET READY Terminal Input. Muß HIGH sein für eine Datenübertragung im Modem-Mode. Im Nicht-Modem Mode wird diese Leitung nicht berücksichtigt.
- 8 CARRIER DETECT
 Terminal Input vom Modem oder ähnlichen Geräten.
 Diese Leitung zeigt normalerweise an, daß das
 Modem den "DATA CARRIER" richtig empfängt.
- 20 DATA TERMINAL READY Terminal Output. HIGH, wenn bereit zum Empfang.

1.3 Probleme mit der Norm

Oft ergeben sich beim Anschluß eines Peripheriegerätes mit V.24 Schnittstelle Probleme. Trotz Norm ergeben sich Probleme weil:

- die Verdrathung nicht übereinstimmt.
- falsche Kabel verwendet werden.
- falsche Baudraten eingestellt sind.
- das Übertragungsprotokoll nicht stimmt.

Lösung: Zunächst einmal muß festgestellt werden ob es sich um eine DCE oder DTE handelt

DCE - Data Communication Equipment - Datenübertragungseinrichtung. DTE - Data Terminal Equipment - Datenendeinrichtung.

Bei einem Drucker handelt es sich um eine DTE, allerdings gibt es auch Drucker, die als DCE verdrahtet sind. Die DM V ist auch eine DTE mit DCE-Schnittstelle.

Aus dem Druckerhanduch ist nun zu entnehmen ob der Drucker eine DTE oder DCE-Schnittstelle hat.

Man kann es aber auch aus der Kennzeichnung der Pinbelegung ablesen:

DCE Pinbelegung	DTE Pinbelegung
2 = Eingang	2 = Ausgang
3 = Ausgang	3 = Eingang
4 = Eingang	4 = Ausgang
5 = Ausgang	5 = Eingang
6 = Ausgang	6 = Eingang
20= Eingang	20= Ausgang

Da man nun weiß ob es sich um eine DCE oder DTE handelt, kann man wie folgt verdrahten.

DCE	DCE	DCE	DCE	DCE	DTE
1 2<	>2 -3	1 2<	>2 -3	1 2< 3 4<	-2 >3 -4
6-] 8-] 20] [7.7	8 20 7		6 8 20<	8 20

Bild 5: Verdrahtung zwischen DCE und DCE oder DCE und DTE.

1.4 Übertragungsprotokolle

Treten jetzt noch Probleme auf kann es eigentlich nur noch am Übertragungsprotokoll liegen. Bei der V.24 Schnittstelle gibt es drei verschiedene Übertragungsprotokolle.

- RDY/BSY Protokoll

Das Ready/Busy Protokoll ist ein "Hardware-Protokoll" d.h man braucht dazu keine Software. Das Protokoll läuft über Signal-leitungen der V.24 Schnittstelle. Im einfachsten Fall genügt hierzu eine Leitung nämlich die DTR-Leitung. Ist diese Leitung positiv so besteht Empfangsbereitschaft. Negative Spannung hingegen zeigt den Busy-Status an.

- ETX/ACK Protokoll

Bei diesem Protokoll werden die ASCII-Zeichen ETX (03H) und ACK (06H) angewandt. Ist das Peripheriegerät bereit so wird DTR positiv und das Peripheriegerät sendet das ACK Zeichen an den Rechner. Dieser sendet die Daten, die mit einem ETX Zeichen abgeschlossen werden. Erkennt das Peripheriegerät das ETX Zeichen so sendet es wieder ACK zum Rechner und zeigt damit, daß das nächste Zeichen gesendet werden kann.

BEACHTE: Der ETX Code muß im Datenfluß des Rechners entsprechend der Pufferkapazität des Peripheriegerätes eingebracht werden.

- XON/XOFF Protokoll

Bei diesem Protokoll kommen die Steuerzeichen XON und XOFF zur Anwendung (ASCII Code DCl und DC3). Das Peripheriegerät sendet bei Empfangsbereitschaft XON (11H) ansonsten XOFF (13H).




Bild 6: Schematische Darstellung des ACK/ETX Protokolls.

2. Tips zum Anschluß eines Druckers

NCR Drucker und andere Geräte sind voll kompatibel mit der DM V. Auch Drucker anderer Hersteller können ohne Änderungen mit der DM V laufen, oft tun sie es aber nicht d.h es sind teilweise Modifikationen nötig, um sie zum Laufen zu bringen.

Die Systemsoftware der DM V (CP/M und MS-DOS) unterstützt das XON-XOFF Protokoll. Das ETX/ACK Protokoll wird nicht unterstützt. Die CONFIG Utility erlaubt die Änderung folgender Parameter:

- Anzahl der Bits
- Paritäts Auswahl
- Anzahl der StopbitsEinstellen der Baud-Rate

2.1 Drucker ohne XON/XOFF Protokoll -------

Ist ein Drucker nicht in der Lage "Steuerzeichen" zur DM V zu senden, so müssen diese "Steuerzeichen" über Steuerleitungen der V.24 Schnittstelle realisiert werden. Leider sind diese Leitungen nicht genau definiert worden. Bei diesen "Steuerzeichen" handelt es sich meist um Puffer voll o.ä Signale, die auf verschiedenen Leitungen liegen können. Das sind z.B folgende Leitungen: 2,4,11,13,19,20. Schauen Sie in der Druckerinformation nach, welcher Pin gebraucht wird.

Das Druckerinterface (K212) ist für Pin 5 (RTS) als Steuerleitung vorbereitet.

	rus PIN 5	DECISION MATE V	DRUCKER
ON	(+12V)	ÜBERTRAGE DATEN	READY
OFF	(-12V)	STOPPE DATENÜBERTRAGUNG	BUSY

Drucker die Pin 2,11,13 oder 19 verwenden müssen entsprechend verdrahtet werden.

2.2 Checkliste für Druckerinstallation

Wenn Drucker nicht druckt,

- Prūfe Software (CONFIG)
- Prüfe Schalterstellung von J1,J2 auf dem Interfaceboard
- 3. Prüfe Druckerverdrahtung
- 4. Prüfe ob Pin 5 (RTS) +12V

Wenn Drucker mit XON/XOFF Protokoll nicht richtig druckt, prüfe:

- 1. Pin 20 (DTR) +12V
- 2. Alle Verdrahtungen
- 3. Löte Brücke zwischen TB1-4 und TB1-8 auf dem Interfaceboard


bei anderen Protokollen ist zu prüfen, ob TB1-8 (CTS) seinen Status ändert, wenn der Drucker-Puffer voll ist. Ändert CTS seinen Wert nicht, ist dieser Pin (CTS) mit der Leitung des Druckers zu verbinden, die den Drucker-Puffer-Status anzeigt.

3. Hardware der V.24 Schnittstelle

Bei der DM V gibt es zur Zeit vier serielle Schnittstellen. Ein Drucker(K212), ein Modem(K211), ein gepuffertes(K215) und ein umschaltbares Interface.

K 211 - Anschluß an Modem, Barcodeleser etc.

K 212 - Anschluß an einen Drucker.
K 215 - wie K211 jedoch für höhere Baudraten.
K 801 - Anschluß an Modem, Drucker und Plotter. Bei Verwendung mehrerer V.24 Interfaces.



TBI-RED RED DTR RS 232 INTERFACE SCHEMATIC 017-0031865 PNK RTS YEL GRN TD BLU RD VIO DSR GRY CTS WHT TSET RED/BLU I CD GRY/PNK I LGRD 12 . FRAME GRD H000-1/F H000-CONN PRINTER

Bild 7 u. 8: Verdrathung von Modem und Druckerinterface.






Bild 9: Beispiel für Anschluß eines Druckers an die DM V.

3.1 Schaltbild des V.24 Interface K211/K212




3.2 V.24 Interface wird interruptfähig K211/K212

Oft besteht der Wunsch durch ein empfangenes Zeichen einen Interrupt auszulösen. Dazu muß die Schaltung leicht geändert werden.




RS-232C ADAPTER



4. Programmierung des V.24 Interfaces

Die seriellen Schnittstellen der DM V (K211/K212) sind mit einem 2651 Chip realisiert worden, während das K801 einen 2661 Chip verwendet. Beider Programmierung gibt es aber keine Unterschiede. Da diese Chips von der DM V nur beim Drucken unterstützt werden, muß man sich für andere Anwendungen selbst einen Treiber schreiben.

Beim Programmieren des 2651 muß wie folgt vorgegangen werden:



Um den 2651 richtig zu Programmieren ist es wichtig die Portadressen "Mode und Commandregister zu kennen:

7		ı	MODE REGISTER	1 (MA1)			
MR17	MAIG	MR18	MR14	MATE	MR12	MATI	MATO
		Party Type	Party Control	Cherect	er Longth	Mode and B	and Role Foctor
ASTNON STOP BIT	LEHGTH						
CO - INVALIO		0 - 000	0 - OISABLED	œ -	2718	00 = SYNCHAO	NOUS IX RATE
01 - 1 STOP BIT		1 - EVEN	1 - ENABLED		6 BITS	01 - ASTACHA	OMOUS IX RATE
10 - 11/1 STOP BITS	5		1	10 -	7 8175	10 = ASYNCHA	ONOUS 16X RATE
11 - 2 STOP BITS			1	11 -	6 BITS	11 - ASTNCHA	STAR FLO EUOMO
STINCH NUMBER OF STIN CHAR	STHCK TRANS- LARMCY CONTROL						
0 - DOUBLE SYN 0	- MORMAI		l 1				
	- TRUNSPARENT		i				

MOTE

Book rate factor in asymptotic popular special provide a part of the part of the part of 162 Hospital special part of

MODE REGISTER 2 (MR2)

MRZT	MR26	MR25	MR24	MRZS	MA22	MR21	MR20
		Transmitter Clock	Receiver Clock		Bave Rale	Selection	
Ø	Ø	0 = EXTERNAL 1 = INTERDIAL	0 - EXTERNAL 1 - INTERNAL	0001 · 0010 ·	= 110 = 134.5 = 150 = 300	1000 = 1800 1001 = 2001 1010 = 2400 1011 = 3600 1100 = 4600 1101 = 7200 1111 = 1920	

COMMAND REGISTER (CR)

CR7	CRE	CRS	CR4	CRI	CP2	CA1	CR0
Operat	ing Mode	Request to Send	Reset Error		Receive Control (ReEM)	Data Terminal Ready	TraceNI Control (ToEN)
01 = ASYNC ECHO SYNCH	SYN AND/OR		ERROR FLAG IN STATUS REQ	FORCE BREAK 0 = NORMAL 1 = FORCE BREAK	0 - DISABLE 1 - ENABLE	0 - FORCE OTR OUTPUT HIGH 1 - FORCE OTR	0 - DISABLE 1 - ENABLE
10 - LOCAL	RIPPING MODE LOOP BACK IE LOOP BACK	OUTPUT LOW	IFE OE PE/DLE DETECTI	SYNCH: SENG OLE		OUTPUT LOW	
			!	0 = NORMAL 1 = SENO DLE			

STATUS REGISTER (SR)

1 A7	286	SAS	384	963	2/12	98 1	580
Deta Set Ready	Data Carrier Datact	FE/SYN Detect	Orema	PE/DLE Detect	TIENT/DECHO	ALADY .	TARDY
0 - BSR IMPUT IS HIGH 1 - BSR IMPUT IS LOW	0 = BCB INPUT IS HIGH I -BCB INPUT IS LOW	ASTINCE I = MORMAL I = FRAMING EAROR SYNCE I = NORMAL I = SYN CHAR OETECTED	0 - NORMAL 1 - OVERRUN ERROR	ASTINCIE 0 = NORMAL 1 = PARITY ERROR STNCIE 0 = NORMAL 1 = PARITY ERROR OR OR OLE CHAR RECEIVED	0 - MORMAL 1 - CHANGE IN OSF OR DCD, OR TRANSMIT SHIFT REGIS- TER IS EMPTY	0 = RECEIVE HOLDING REG EMPTY 1 = RECEIVE HOLDING REG MAS DATA	0 = TRANSMIT HOLDING REG BLISY 1 = TRANSMIT HOLDING REG EMPTY

2651 REGISTER ADDRESSING

K212	K211	₹ E	Aı	40	₹₩4^2	FUNCTION
_	-	,	x	X	x	Tri-state data bus
60H	70H	0	0	0	1 0	Read receive holding register
64H	74H []	0	٥	0	l 1	Write transmit holding register
61H	71H	0	0	1	0	Reed status register
65H	75H	0	0	1	1 1	Write SYN1/SYN2/DLE registers
62H	72H	0	1	٥	0	Read mode registers 1/2
66H	76H	0	1	0		Write mode registers 1/2
HC3	73H	0	1	1		Read command register
624	77M	_ ^ i	٠.		1 1	Write commend register

Use IN; OUT opcodes by Z80, 8068

4.1 Initialisierung des 2651/2661

folgende Routinen wurden mit der DM V unter CP/M 80 in Assembler erstellt.

EQU-TABELLE:

MODREG	EQU	76 H	; ADRESSE	DER	MODE-REGISTER
(<i>□</i> MREG	EQU	7 7 H	; ADRESSE	DES	COMMAND-REGISTERS
RE ADC	EQU	73H	; ADRESSE	DES	READ-COMMAND-REGISTERS
ST ATUS	EQU	71H	; ADRESSE	DES	STATUS-REGISTERS
RE AD	EQU	70H	; ADRESSE	DES	EMPFANGS-REGISTERS
S ENDE	EQU	74H	; ADRESSE	DES	SENDE-REGISTERS

INITIALISIERUNGS-ROUTINE:

INIT:	IN MVI OUT	READC A,4DH MODREG	RESET 2651 CHIP LADE MODE REGISTER 1: 8 BIT, ASYNC, NO PARITY, 1 STOP-BIT
	MVI OUT		;LADE MODE REGISTER 2: ;9600 BAUD INTERNAL
	MVI OUT	A,27H COMREG	; LADE COMMAND REGISTER: ENABLE TRANSMIT, ; RECEIVE, DTR OUTPUT LOW, RTS OUTPUT LOW

Hilfreich ist oft auch noch eine Lese bzw. Sende Routine.

LESE ROUTINE:

LESE MNI	IN 02H	STATUS ; LESE STATUS-REGISTER ; IST EIN ZEICHEN EMPFANGEN WORDEN ?
	JZ	LESE ; NEIN SPRINGE NACH LESE
	IN	READ ; JA: LESE EMPFANGENES ZEICHEN

SENDE ROUTINE:

SENDEN F NI	IN 01H	STATUS ; LESE STATUS-REGISTER ; IST BAUSTEIN SENDE-BEREIT ?
	J2	SENDEN ; NEIN: SPRINGE NACH SENDEN
	OUT	SENDE : JA: SENDEN ZEICHEN

Mit diesen 3 Routinen sollte es möglich sein ein kleines Programm zu schreiben, daß 2 DM V miteinander kommunizieren läßt.

4.2 Kommunikation zwischen zwei DM V.

Zuerst müssen die Hardwarevoraussetzungen geschaffen werden. Da es sich bei der DM V um eine DTE mit DCE-Schnittstelle handelt (siehe Seite 6), können die beiden DM V so miteinander verbunden werden:

11 2<>2 3>2	2<>2 3>2 33 4< 5-) C-5 6-7 C-6	DM V	DMV
4 <j c="">4 5-J C>5</j>	20] [20 77	2<-> 3> 4<-> 5> 8	C->2 3 C-5 5 6 8 20

oftware für DM V - DM V Kommunikatuon

```
EQU-TABELLE
MODRG
        EQU
                76H
                                :ADRESSE DER MODE-REGISTER
COMRG
        EQU
                77H
                                :ADRESSE DES COMMAND-REGISTERS
STATUS
        EQU
                71H
                                            STATUS -
READC
        EQU
                73H
                                            READ-COM.
READ
        EQU
                70H
                                ; READ-DATA
WRIT
        EQU
                74H
                                :WRITE-DATA
BDOS
        EQU
                0005H
                                BDOS ENTRY
CPM
        EQU
                8898H
                                RÜCKSPRUNG IN MONITOR
ŧ
ï
        ORG
                100H
                                ; PROGRAMMIERUNG DES 2651
 MIT
  IT:
        IN
                READC
                                ; RESET 2651
        MUI
                A, 04DH
                                ;MODE 1 01001101 B
        OUT
                MODRG
                                ;ASYNC.,8BITS,1 STOP-BIT,NO PARITY
        MVI
                A,35H
                                ;MODE 2 00110101 B
        out
                MODRG
                                ;300 BAUD INTERNAL
                A,27H
        MUI
                                ;TX - RX ENABLE
        OUT
                COMRG
        NOP
i
        IN
                STATUS
                                STATUSABFRAGE
        ANI
                38H
                CPM
        JNZ
                                ; FEHLER BEIM INITIALISIEREN
                                ; RÚCKSPRUNG IN CP/M
LOOP
        CALL
                CONST
                                CONSOLE ABFRAGEN
        JNZ
                SENDEN
;
        IN
                STATUS
                                :ABFRAGE DES STATUS
        ANI
                B2H
                ANZEI
        JNZ
                                ; ZEICHEN EMPFANGEN ?
                LOOP
        JMP
```

Nachfolgend die Sende und Anzeigeroutine:

```
; DATEN VON CONSOLE SENDEN
        MOV
SENDEN
                 E,A
READY
        IN
                 STATUS
        ANI
                 91H
        JZ
                 READY
                                   :TX READY ?
•
        MOV
                 A.E
                                   :OUTPUT DATA
        OUT
                 WRIT
        JMP
                 ANZEIG
                                   ; DATEN EILESEN
ANZEI
        IN
                 READ
        ANI
                 7FH
        MOV
                 E,A
                 C,2
ANZEIG
        MUI
                                   :ANZEIGE DER EMPFANGENEN ZEICHEN
                 BDOS
        CALL
        JMP
                 LOOP
;
; CP/M-ROUTINE PROFT OB EIN TASTE GEDROCKT WURDE.
; AKKU=0 NO DATA ; AKKU >0 TASTEN-CODE IN AKKU.
CONST:
         PUSH
                          :CONSOLE STATUS
         PUSH
                 D
         PUSH
                 В
                          ;BDOS FUNC. 6
        MUI
                 C,06H
                 E.0FFH
                          :NO CRT ECHO
        MUI
                 BDOS
         CALL
         POP
                 В
                 D
         POP
         POP
                 Н
         ORA
                 A
         RET
```

Beschreibung des Kommunikation-Programms:

Bei diesem Programm handelt es sich um ein einfaches Terminalemulationsprogramm, d.h das Programm zeigt die über V.24 empfangenen Zeichen auf dem Bildschirm an. Sind also 2 DM V miteinander verbunden (s.S:13) so wird ein Zeichen von der ersten DM V gesendet (Tastendruck) und von der zweiten auf dem Bildschirm angezeigt und umgekehrt.

Nach der Initialisierung des 2651 Chips läuft das Programm solange in einer Schleife, bis entweder eine Taste gedrückt oder ein Zeichen über die V.24 Schnittstelle empfangen wurde. Nach einem Tastendruck wird das entsprechende ASCII-Zeichen, dieser Taste über V.24 gesendet und anschließend auf dem Bildschirm angezeigt.

Wurde ein Zeichen empfangen so wird es gleich auf dem Bildschirm angezeigt. Das Programm kehrt in die Schleife zurück und wartet erneut auf einen Tastendruck oder auf ein Zeichen.

4.2.1 Kommunikation mit PIP

Möchte man von einem anderen CP/M Rechner Daten zur DM V übertragen so kann man das auch mit Hilfe des PIP Befehls.

Die DM V empfängt mit folgendem Befehl:

PIP BEISPIEL.TXT=RDR:

Da die DM V nun empfangsbereit ist, kann nun der Fremdrechner seine Daten schicken:

PIP LST: = BEISPIEL.TXT

ist die Übertragung nun beendet muß der Fremdrechner noch ein EOF senden.

PIP LST:=EOF:

Voraussetzung das diese Übertragung funktioniert ist eine richtige Verdrahtung (s.S:16). Außerdem ist zu beachten, daß entweder ein K212 oder ein K801 mit Druckerinterface verwendet wird und das der Config richtig eingestellt ist.

```
Das ist das selbe Programm wie auf S:16/17
        nur mit dem K215.
 PORT-ADRESSEN
BASE
         EOU
                  70H
STATUS
         EQU
                  BASE+1
KOMMAD
         EQU
                  BASE+1
; FLAGS
                  2
IBF
         EQU
OBF
         EQU
                  1
; MODE+COMMANDWÖRTER
MODEL
         EQU
                  0CDH
MODE2
                  35H
         EQU
COMM
                  27H
         EQU
 K215 KOMMANDOS
COM
         EQU
                  0
MODL
         EOU
                  1
                  3
STAT
         EOU
SEND
         EQU
                  9
RECEIV
                  8
         EQU
BDOS
         EQU
                  0005H
;
                  100H
         ORG
;
INIT
         IVM
                  B, MODEl
                                    ; SCHREIBT MODEL INS MODREGI
         CALL
                  MODE
                  B, MODE2
         MVI
                                    ; SCHREIBT MODE2 INS MODEREG2
         CALL
                  MODE
         MVI
                  B, COMM
         CALL
                  KOMMD
                                    ; SCHREIBT COMMAND INS COMREG
;
LOOP
         CALL
                  CONST
                                    ; CONSOLE ABFRAGEN
         CNZ
                   SENDEN
;
                   STATE
                                     ; ZEICHEN EMPFANGEN ?
         CALL
          ANI
                   02H
                  LESE
         CNZ
          JMP
                   LOOP
 ;
          SCHREIBT MODE INS MODEREGISTER
 ;
MODE
                   STATUS
                                             ;IST K215 BEREIT
          ΙN
                   IBF
          ANI
          JNZ
                   MODE
 ;
          MVI
                   A, MODL
                                              ; SCHICKT BEFEHL ZUM K215
          OUT
                   KOMMAD
 MOD1
                   STATUS
          IN
          ANI
                   IBF
```

```
; IST K215 BEREIT ?
         JNZ
                  MOD1
         MOV
                  A,B
         OUT
                  BASE
         RET
;
;
         SCHREIBT COMMAND INS COMMANDREGISTER DES 2661
KOMMD
         IN
                  STATUS
                  IBF
         ANI
         JNZ
                  KOMMD
         MVI
                  A,COM
         OUT
                  KOMMAD
KOMl
                  STATUS
         IN
         ANI
                  IBF
         JNZ
                  KOM1
         MOV
                  A,B
         TUO
                  BASE
         RET
         ROUTINE FRAGT STATUS DES K215 AB
STATE
         IN
                  STATUS
         ANI
                  IBF
                  STATE
         JNZ
;
         MVI
                  A, STAT
         OUT
                  ROMMAD
STATEL
         IN
                  STATUS
         ANI
                  OBF
                  STATE1
         JZ
         IN
                  BASE
         RET
         ZEICHEN WIRD GESENDET UND ANGEZEIGT
SENDEN
         MOV
                  B,A
                  STATE
SE
         CALL
         ANI
                  01H
                  SE
         JZ
                  STATUS
SEN
         IN
         ANI
                  IBF
         JN2
                  SEN
         MVI
                  A, SEND
         OUT
                  KOMMAD
SENDI
         IN
                   STATUS
         ANI
                   IBF
         JNZ
                   SEND1
         MOV
                   A,B
                   BASE
         OUT
;
                   E,A
         MOV
         MVI
                   C,2
                   BDOS
         CALL
          RET
```

```
ZEICHEN WIRD EMPFANGEN UND ANGEZEIGT
;
LESE
                  STATUS
         IN
        ANI
                 IBF
                 LESE
        JNZ
                 A, RECEIV
        MVI
        OUT
                 KOMMAD
LESE1
         IN
                  STATUS
         ANI
                 OBF
         JZ
                  LESEl
                  BASE
         IN
                  7FH
         ANI
         MOV
                  E,A
                  C,2
         MVI
                  BDOS
         CALL
         RET
;
         FRAGT CONSOLE AB OB TASTE GEDRÜCKT,
;
         FALLS $-TASTE ABBRUCH
CONST
         PUSH
                  H
         PUSH
                  D
         PUSH
                  В
                  C,06H
         MVI
                  E, OFFH
         MVI
         CALL
                  BDOS
         POP
                  В
         POP
                  D
         POP
                  H
                  1$1
         CPI
                  0000
         JZ
         ORA
         RET
```

Quellennachweis:

Lesea, Zaks Mikroprozzesor-Interface Techniken. Sybex-Verlag.

Sonderheft der Elektronik: Datenkommunikation. Franzis-Verlag, München.

Handbuch der FX-Drucker. Epson Deutschland GmbH, Düsseldorf.

Langer S. Die Schnittstelle RS-232. MC Heft 9/82

Jürgen Plate. Schnittstellen. MC Heft 7/83

Leonhard Sting. V.24 ganz einfach. MC Heft 7/83

System Technical Manual Hardware. NCR Corporation Dayton Ohio.

Programmable Communication Interface (PCI) Preliminary Specification. VALVO

Erstellt durch:

Produkt Support GP DM V pspc-jm-250984

MODE REGISTER 1 (MR1)

MR 17	MR 16	MR 15	MR14	MR13 MR12	MR11 MR10
		Parity Type	Parity Control	Character Length	Mode and Baud Rate Facto
ASYNCH: STOP BIT LENGTH 00 = Invalid 01 = 1 Stop bit 10 = 1 1/2 Stop bits 11 = 2 Stop bits		0 = Odd 1 = Even	0 ≈ Disabled 1 = Enableci	00 = 5 Bits 01 = 6 Bits 10 = 7 Bits 11 = 8 Bits	00 = Synchronous 1X rate 01 = Asynchronous 1X rate 10 = Asynchronous 16X rat 11 = Asynchronous 64X rat
SYNCH: NUMBER OF SYN CHAR 0 = Double syn 1 = Single syn 1 = Transparent					

MODE REGISTER 2 (MR2)

MR27	MR26	MR25	MR?4	MR23	MR22	MR21	MR20
		Transmitter Clock	Ruceiver Clock		Baud Rate	Selection	
Always zero	in NCR DMV	0 = External 1 = Internal	0 = External 1 = Internal	0001 0010 0011 0100 0101 0110	= 50 Baud = 75 = 110 = 134.5 = 150 = 300 = 600 = 1200	1001 - 1010 - 1011 - 1100 - 1101 -	4800

COMMAND REGISTER (CR)

CR7	CR6	CRS	CR4	CR3	CR2	CR1	CR0
Operatir	g Mode	Request to Send	Reset Error		Receive Control (R×EN)	Data Terminal Ready	Transmit Control (TxE;d)
echo m Synch:	: atutomatic cde SYN and /or ripping mode pop back	0 = Force RTS Output High 1 = Force RTS Output low	0 = Normal 1 = Reset error flag in status reg (FE, OE, PE/DLE detect)	ASYNCH: FORCE BREAK 0 = Normal 1 = Force break SYNCH: SEND DLE 0 = Normal 1 = Send DLE	0 = Disable 1 = Enable	0 = Force DTR Output High 1 = Force DTR Output low	0 = Disable 1 = Enable

STATUS REGISTER (SR)

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SRO
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrun	PE/DLE Detect	TxEMT/DSCHG	RxRDY	TxRDY
0 • DSR input is high 1 • DSR input is low	0 = DCD input is high 1 = DCD input is low	0 = Normal	0 = Normal 1 = Overrun error	ASYNCH: 0 = Normal 1 = Parity error SYNCH: 0 = Normal 1 = Parity error or DLE char received	0 = Normal 1 = Change in DSR or DCD, or transmit shift register is empty	0 = Receive holding reg empty 1 = Receive holding reg has data	0 = Transmit holding reg busy 1 = Transmit holding reg empty

2651 REGISTER ADDRESSING

K212/K213	K211	CE	A1	Ao	R/W = A 2	FUNCTION
_	_	1	×	×	×	Tristate data bus
60H	70H	l o	0	0	0	Read receive holding register
64H	74H	0	lo	0	1 1	Write transmit holding register
61H	71H	0	0	1	1 0	Read status register
65H	75H	l c	1 0	1	1 1	Write SYN1/SYN2/DLE registers
62H	72H	Ô] 1	0	0	Read mode registers 1/2
66H	76H	0] 1	0	1 1	Write mode registers 1/2
63H	73H	0	1	1	o	Read command register
67H	77H	0	1	1	1	Write command register

Use IN; OUT opcodes by 280, 8088

ANHANG


Beschreibung aller V.24 Leitungen

Tabelle 1: V.24-Schnittstellensignale

		Kurzzeich	nen	Stecker- belegung	Besch	reibung	Ric	ntung
	CCITT V.24	EIA RS 232	DIN 66020		Deutsch	Englisch	Modem (DCE)	Terminal (DTE)
Erde	101 102	AA AB	E 1 E 2	1 7	Schutzerde Signalerde/Betriebserde	Protective ground Signal ground/Common return	0 0	Ŷ
Daten-	103 104	BA BB	D 1 D 2	2 3	Sendedaten Empfangsdaten	Transmittad data (TD) Received data (RO)	9 1	Î
Stever- und Meldesignale	105 106 107 108.1 108.2 125 109 110 111 112	CA CB CC CD CE CF CG CH CI	S 2 M 2 M 1 S 1.1 S 1.2 M 3 M 5 M 6 S 4 M 4	4 5 6 20 20 22 8 21 23 23	Sendeteil einschalten Sendebereitschaft Betriebsbereitschaft Übertragungsleitung anschalten Terminal betriebsbereit Ankommender Ruf Empfangssignalpegel Empfangssüte Übertragungsgeschwindigkeit (Wahl vom Terminal) Übertragungsgeschwindigkeit (Wahl vom Modem) Wahl Sendefrequenz (200 baud Modem)	Request to send (RTS) Clear to send (CTS) Data set ready (DSR) Connect data set to line Data terminal ready (DTR) Ring indicator (RI) Received line signal detector (DCD) (Carrier detector) Signal quality detector Data signal rate selector (DTE) Data signal rate selector (DCE) Select transmit trequency (200 baud modem)	1 9 19 9911991	
Takte	113	DA DB	T1 T2 T4	24 15	Sendeschrittakt von DEE Sendeschrittakt von DOE Empfangsschrittakt	Transmitter signal element timing (Transmit clock to modem DTE) Transmitter signal element timing (TC) (Transmit clock from modem DCE) Receiver signal element timing (RC) Receive clock	6	-°
Zusatzkanal	118 119 120 121 122	SBA SBB SCA SCB SCF	HD 1 HD 2 HS 2 HM 2 HM 5	14 16 19 13	Sendedaten Rückkanal Empfangsdaten Rückkanal Rückkanal Sendeteil einschalten Rückkanal Sendebereitschaft Rückkanal Empfangssignalpeget	Secondary transmitted data Secondary received data Secondary request to send Secondary clear to send Secondary Carrier detector	9 9 1 9 1	11111
Frei				9/10 11/18/25	Zur Verwendung für Prüfgeräte Nicht belegt	Reserved for data set testing Unasigned		

Normübersicht


Emplehlunge	n (Genf 1976)
V. 1	Aquivalenz zwischen Binärzeichen und den Kennzuständen eines Zwei-Zustand-Codes
V. 2	Leistungspegel für Datenübertragung über Fernsprechleitungen
V. 3	Internationales Alphabet Nr. 5
V. 4	Allgemeine Struktur von Signalen, die nach dem Alphabet Nr. 5 codiert sind
V . 5	Normierung der Übertragungsgeschwindigkeiten für synchrone Daten- übertragung über das öffentliche Fernsprechwählnetz
V. 6	Normierung der Übertragungsgeschwindigkeit für synchrone Daten- übertragung auf vermieteten (ständig überlassenen, sest geschalteten) Fernsprechleitungen
V. 10	Elektrische Eigenschaften für unsymmetrische Doppelstrom-Schnittstellenleitungen zur allgemeinen Benutzung mit integrierten Schaltkreisen im Bereich der Datenkommunikation (identisch mit X. 26)
V. 11	Elektrische Eigenschaften für symmetrische Doppelstrom-Schnittstellen- leitungen zur allgemeinen Benutzung mit integrierten Schaltkreisen im Bereich der Datenkommunikation (identisch mit X. 27)
V. 15	Anwendung von akustischer Kopplung für die Datenübertragung.
V. 16	Modems für die Übermittlung analoger medizinischer Daten
V. 19	Modems mit Parallelübertragung unter Verwendung der Fernsprech- signalisierungsfrequenzen
V. 20	Modems mit Parallelübertragung zur allgemeinen Benutzung im öffentlichen Fernsprechwählnetz
V. 21	200-Baud-Modem zur Benutzung im öffentlichen Fernsprechwählnetz
V. 23	600/1200-Baud-Modem zur Benutzung im öffentlichen Fernsprech- wählnetz
V. 24	Liste der Definitionen für Schnittstellenleitungen zwischen Datenend- einrichtungen und Datenübertragungseinrichtungen
V. 25	Automatische Wähl- und/oder Anrusbeantwortungseinrichtung im öffentlichen Fernsprechwählnetz und Abschaltung von Ediosperren bei handvermittelten Verbindungen
V. 26	Modem mit 2400 bit/s zur Benutzung auf scstgeschalteten Vierdraht- Leitungen
V. 26bis	Modem mit 2400/1200 bit/s zur Benutzung im öffentlichen Fernsprech- wählnetz
V. 27	Modem für eine Übertragungsgeschwindigkeit von 4800 bies auf sest- geschalteten Leitungen und manuellem Entzerrer
V. 27bis	Modem für eine Übertragungsgeschwindigkeit von 4800 bit/s auf sest- geschalteten Leitungen und automatischem Entzerrer
V. 27ter	Modem mit einer Übertragungsgeschwindigkeit von 4300/2400 bit/s zur Benutzung im öffentlichen Fernsprechwählnetz
V. 28	Elektrische Eigenschaften für unsymmetrische Doppelstrom-Schnittstellenleitungen
V. 29	Modem für eine Übertragungsgeschwindigkeit von 9600 bits zur Benutzung auf festgeschalteten Leitungen
V. 31	Elektrische Eigenschaften für Einfachstrom-Schnittstellenleitungen mit Kontakten
V. 35	Datenübertragung mit 48 kbids über Primärgruppenleitungen im Bereich von 60 bis 108 kHz
V. 36	Modem zur synchronen Datenübertragung auf Primärgruppenleitungen (60 bis 108 kHz)
V. 40	Fehleranzeige mit elektromechanischen Einrichtungen
V. 41	Vom Code unabhängiges System des Fehlerschutzes
V . 50	Standardgrenzwerte für die Obertragungsgüte von Datenübertragung



You can use this interrupt only if you have a special application. For other applications you can't use this interface.

Do not use with K235

Übersicht der DM V Port-Adressen



LEISTUNGSERWEITERUNGEN

NCR DECISION HATE V


CENTRONICS-ADAPTER (K210-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

NCR ist ständig bemüht, die Produkte im Zuge der Entwicklung von Technologie, Bauteilen, Soft- und Firmware dem neuesten Stand anzupassen. NCR behält sich deshalb das Recht vor, Spezifikationen ohne vorherige Ankündigung zu ändern. Nicht alle hier beschriebenen Leistungen werden von NCR in allen Teilen der Welt vertrieben. Nähere Informationen bezüglich eventueller Einschränkungen oder Erweiterungen sowie den aktuellen Stand erfahren Sie von Ihrem Händler oder der nächstgelegenen NCR-Geschäftsstelle.

CENTRONICS-ADAPTER (K210-V001)

1. Setzen Sie diesen Adapter in eine der an der Rückseite *Thres NCR DECISION MATE V befindlichen Fassungen (2...6) ein.





- 2. Schließen Sie den am Kabelende vorhandenen Stecker an einen Centronics-kompatiblen Drucker an.
- 3. Das zu Ihrem Drucker gehörende Handbuch beschreibt die Handhabung von Druckpapier und Farbband.
 - 4. Schließen Sie den Drucker an die erforderliche Netzspannung an.

WICHTIG: Der gleichzeitige Betrieb dieses Adapters mit dem Adapter K212 oder K213 ist nicht möglich.

Umseitig finden Sie eine Übersicht der im Rahmen des Übertragungsprotokolls benutzten Leitungen.

STROBE/	Taktfrequenz zur Druckersynchronisierung. Mindesttaktzeit l µsec. Empfang erfolgt während Signal-"lov".
VOOJIC/	Signal (2.5 bis 10 µsec) zur Datenempfangsbestätigung. Empfang neuer Daten vor Rücksetzung dieses Signals unmöglich.
BUSY	Datenannahme nicht möglich aus einem der folgenden Gründe: - während des Datenempfangs (je nach Drucker) - während des Druckvorgangs - im Off-Line-Zustand - beim Vorliegen eines Fehlerzustandes - während des Zeilenvorschubs
DATA 1-8	Parallele Datenübertragung ('High" = log 1; "Lou" = log 0)
PE	'High" zeigt das Papierende an.
sict	Signal zeigt Wahlzustand des Druckers an (je nach Drucker)
AUTO FEED/	Automatischer Zeilenvorschub (nicht bei allen Druckern).
INIT/	Computersignal zur Druckerrückstellung (je nach Drucker).
ERROR/	Fehlerzustand des Druckers (z.B. Papierende, Off-Line, o.ä).
TEST 1-4	Eventuell vorhandene Prüfleitungen.





LEISTUNGSERWEITERUNGEN


NCR DECISION MATE ♥


RS-232C-DRUCKER-ADAPTER (K212)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

Kit: 603-6091230 Doc: 017-0033061

TRANSMIT DATA	Übertragungsleitung des Computers zum Senden von Daten
(TD)	fester Länge (58 Bit). Nach der Übertragung jedes Zeichens ist das Signal dieser Leitung "lou" (logisch = 1)
RECEIVE DATA	Über diese Leitung empfängt der Computer Daten. Zeichenlän-
(RD)	ge und Signalpegel wie TD.
CLEAR TO SEND (CTS)	Eingangssignal an den Computer: Die Übertragung von Daten erfolgt bei "high".
REQUEST TO SEND (RTS)	Sendebereitschaftssignal vom Computer. In der nicht-Moden- Betriebsart ist das Signal immer 'high". In der Moden- (Halbduplex-)Betriebsart ist das Signal 'high", venn Daten zur Übertragung bereitstehen, "low" sonst.
DATA SET READY	Eingangssignal an den Computer: "high" zeigt dem Computer
(DSR)	an, daß Daten zum Empfang bereitstehen.
DATA TERMINAL	Ausgangssignal von Computer: Der Computer ist bereit, Daten
READY (DIR)	zu empfangen.
CARRIER DETECT (CD)	Eingangssignal an den Computer: "high" zeigt den ordnungs- gemäßen Empfang des Trägersignals des frenden Modens an.





NCR DECISION MATE V


CENTRONICS-ADAPTER (K210-V001)

Die beiliegenden Seiten zeigen Ihnen, vie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

NCR ist ständig bemüht, die Produkte im Zuge der Entwicklung von Technologie, Bauteilen, Soft- und Firmware dem neuesten Stand anzupassen. NCR behält sich deshalb das Recht vor, Spezifikationen ohne vorherige Ankündigung zu ändern. Nicht alle hier beschriebenen Leistungen werden von NCR in allen Teilen der Welt vertrieben. Nähere Informationen bezüglich eventueller Einschränkungen oder Erweiterungen sowie den aktuellen Stand erfahren Sie von Ihrem Händler oder der nächstgelegenen NCR-Geschäftsstelle.

CENTRONICS-ADAPTER (K210-V001)

1. Setzen Sie diesen Adapter in eine der an der Rückseite Thres NCR DECISION MATE V befindlichen Fassungen (2...6) ein.





- 2. Schließen Sie den am Kabelende vorhandenen Stecker an einen Centronics-kompatiblen Drucker an.
- 3. Das zu Ihrem Drucker gehörende Handbuch beschreibt die Handhabung von Druckpapier und Farbband.
- 4. Schließen Sie den Drucker an die erforderliche Netzspannung an.

WICHTIG: Der gleichzeitige Betrieb dieses Adapters mit dem Adapter K212 oder K213 ist nicht möglich.

Umseitig finden Sie eine Übersicht der im Rahmen des Übertragungsprotokolls benutzten Leitungen.

STROBE/	Taktfrequenz zur Druckersynchronisierung. Mindesttaktzeit l µsec. Empfang erfolgt vährend Signal-"lov".
VOXIC/	Signal (2.5 bis 10 µsec) zur Datenempfangsbestätigung. Empfang neuer Daten vor Rücksetzung dieses Signals unnöglich.
BUSY	Datenannahme nicht möglich aus einem der folgenden Gründe: - während des Datenempfangs (je nach Drucker) - während des Druckvorgangs - im Off-Line-Zustand - beim Vorliegen eines Fehlerzustandes - während des Zeilenvorschubs
8-1 ATAI	Parallele Datenübertragung ("High" = log 1; "Lou" = log 0)
PE	'High" zeigt das Papierende an.
SLCT	Signal zeigt Wahlzustand des Druckers an (je nach Drucker)
AUTO FEED/	Automatischer Zeilenvorschub (nicht bei allen Druckern).
INIT/	Computersignal zur Druckerrückstellung (je nach Drucker).
ERROR/	Fehlerzustand des Druckers (z.B. Papierende, Off-Line, o.ä).
TEST 1-4	Eventuell vorhandene Prüfleitungen.





RCR DECISION MATE V

UMSCHALTRARER RS-232C ADAPTER (K801-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

1


UMSCHALTBARER RS-232C ADAPTER (R801-V001)

Dieser vielseitig verwendbare RS-232-C Adapter muß vor Gebrauch für den Anschluß eines Druckers, eines Plotters oder eines Modems vorbereitet werden. Gehen Sie bitte nach der folgenden Anleitung vor:


ANPASSUNG DER STECKERBELEGUNG

Ihrem Adapter sind ein kleines Gehäuse und zwei Steckplatten beigefügt. Die Steckplatten tragen beschriftete Kontaktleisten, die die Steckerbelegung für Drucker, Plotter oder Modem definieren. Auf der Steckplatte für Modemanschluß können Sie auf der leeren Seite nach eigenem Bedarf eine Steckerbelegung verdrahten.

- Wählen Sie die gewünschte Steckplatte für den Kabeladapter.
- 2. Stecken Sie die Steckplatte in das kleine Gehäuse. Achten Sie darauf, daß die Beschriftung der gewünschten Kontaktleiste im Ausschnitt des Gehäuses lesbar ist.
- 3. Kleben Sie den richtigen Identifikationsaufkleber auf die Rückseite des Gehäuses.
- 4. Stecken Sie das Gehäuse in die Öffnung an der Rückseite des RS-232-C Adapters.




Nachdem Sie den Adapter Ihren Wünschen entsprechend vorbereitet haben, können Sie ihn nun in einen der Steckerplätze 2 bis 6 an der Rückseite Ihres NCR DECISION MATE V einstekken.



Schließen Sie den am Kabelende vorhandenen Stecker an das RS-232C-kompatible Gerät an.

Vergewissern Sie sich bitte, welche Anpassungen an Ihrem Peripheriegerät oder an Ihrer Software erforderlich sind. Entnehmen Sie die hierzu notwendige Information der jeweiligen Dokumentation.

Umseitig finden Sie eine Übersicht über die vom RS-232-C Adapter verwendeten Signale. Die darauf folgenden Seiten geben Ihnen Aufschluß über die verschiedenen Möglichkeiten der Steckerverdrahtung.




Doc:017-0033076

LEISTUNGSERWEITERUNGEN

1.55	
TRANSHIT DATA (TD)	Übertragungsleitung des Computers zum Senden von Daten fester Länge (58 Bit). Nach der Übertragung jedes Zeichens ist das an dieser Leitung vorhandene Signal "low".
RECEIVE DATA (RD)	Uber diese Leitung empfängt der Computer Daten. Zeichenlän- ge und Signalpegel wie ID.
CLEAR TO SEND (CTS)	Eingangssignal en den Computer: Die Übertragung von Daten erfolgt bei "high".
REQUEST TO SEND (RTS)	Sendebereitschaftssignal vom Computer. In der nicht-Modem- Betriebsart ist das Signal immer 'high". In der Modem- (Halbduplex-)Betriebsart ist das Signal 'high", verm Daten zur Übertragung bereitstehen, "low" sonst.
DATA SET READY (DSR)	Eingangssignal en den Computer: "high" zeigt dem Computer en, daß Daten zum Empfeng bereitstehen.
DATA TERMINAL READY (DIR)	Ausgangssignal vom Computer: Der Computer ist bereit, Daten zu empfangen.
DATA SIQUAL RATE SELECT (DSRS)	Einige Modems kömen mit zwei verschiedenen Geschwindigkei- ten Daten übertragen: +12V = höhere Geschwindigkeit.
TRANSHITTER SIGNAL ELEMENT TIMING (ISEI)	Externe Taktfrequenz für den Sender.
RECEIVER SIGNAL ELEMENT TIMING (RSET)	Externe Taktfrequenz für den Empfänger.
CARRIER DETECT (CD)	Eingangssignal an den Computer: "high" zeigt den ordnungs- genäßen Empfang des Trägersignals des fremden Modens an.


AUSWAHL DER IFSEL - NUMMERN


Am Adapter finden Sie vier kleine Schalter, mit deren Hilfe die IFSEL Nummern eingestellt werden. In der Regel werden die Schalter nach folgender Abbildung (Standardeinstellungen) eingestellt:



Falls Ihr System andere IFSEL-Werte verlangt, können Sie nach folgender Übersicht die Schalter einstellen:

IFSEL	SCHALTER	PORT-ADRESSE
	4 2 1 B	11
0A	0000	60H - 67H
OB	0000	68H - 6FH
1A	0000	70ዟ - 77ዟ
1B	00 • •	78H - 7FH
2A	0 • 0 0	30ዜ - 37ዜ
2B	0 • 0 •	38H - 3FH
3A	0 • • 0	вон - в7н
3B	0 • • •	в8н - вгн
4A	• 0 0 0	СОН - С7Н
4B	• 0 0 •	C8H - CFH





LEISTUNGSERWEITERUNGEN

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

NCR DECISION MATE V

MAUS-ADAPTER (K806-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

LEISTUNGSERWEITERUNGEN

MAUS-ADAPTER (K806-V001)

TLABRI

INBETRI EBNAHME		
EINLEITUNG		
SOPTWARE		
EINLEITUNG		
BENUTZUNG DER PORT-ADRESSEN		
FUNKTIONSPRÜFUNG		
DAS STATUS-BYTE		
BEFEHLE UND IHRE PARAMETER		
INTERRIPT-REHANDLING		

INBETRI EBNAHME

and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s

EINLEITUNG

Mit Hilfe einer "Maus" lassen sich Handbevegungen auf einem Schreibtisch oder einer ähnlichen Fläche in Bildschirmgrafik umsetzen. Sie können folgende Mäuse in Verbindung mit dem Maus-Adapter benutzen:

- Hawley Mouse MARK II
- Alps Encoder-Mouse
- Logitech LH-P-5

Die Verständigung zwischen einem Adapter und Ihrem NCR DECISION MATE V erfolgt über einen von insgesamt 10 Daten- übertragungskanälen. Jeder Datenübertragungskanal (oder IFSEL: engl. InterFace SELect) verfügt über 8 Portadressen. Der Maus-Adapter kann grundsätzlich jede beliebige der 10 IFSEL-Nummern benutzen. Die für diesen Adapter vorhandene p-System-Software betrachtet die IFSEL-Nummer 2A (Portadressen 30H...37H) als Standardvert. Diese IFSEL-Nummer ist bereits bei der Lieferung des Maus-Adapters eingestellt. Die zur IFSEL-Auswahl gehörenden Schalter befinden sich innerhalb des Gehäuses.

Ebenfalls innerhalb des Gehäuses sind Schalter für die Auswahl der von Ihnen benutzten Maus vorhanden. Diese Schalter sind für den Betrieb der folgenden Mäuse werksseitig eingestellt:

- Hawley Mouse Mark II
- Alps Encoder-Mouse

Vorausgesetzt, daß Sie eine dieser Mäuse mit der Standardeinstellung der IFSEL-Nummer betreiben wollen, ist ein

LEISTUNGSERWEITER

Öffnen des Gehäuses des Maus-Adapters nicht erforderlich. In diesem Fall können Sie ohne veiteres den Adapter in eine der Steckfassungen 2...6 an der Rückseite Ihres NCR DECISION MATE V einsetzen (siehe Abb. 1.1). Anschließend sollten Sie I den zweiten Teil dieser Anleitung ("Software") bezüglich der für den Betrieb einer Maus benötigten Software lesen.

Wenn Sie eine Depraz- oder eine Logitech-Maus benutzen, oder im Fall, daß Sie von einer vom Standardvert (2A) abweichenden IFSEL-Nummer Gebrauch machen möchten, sollten Sie gemäß der im folgenden Abschnitt enthaltenen Beschreibung verfahren.





Abbildung l.l: Der Maus-Adapter

IFSEL- UND MAUS-AUSWAHL

Die nachstehend beschriebenen Arbeitsschritte sind nur dann erforderlich, wenn Sie die IFSEL-Hummer ändern oder eine der folgenden Mäuse benutzen möchten:

WICHTIG:
Ein Federring fatinden sich zwischen der mit den Leiterhahnen belegten Fläche

and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s



thill there is in treath and Maus-Auswahl



- Logitech LM-P-5
- Entfernen Sie den am Gehäuse befestigten Drahtgriff und die vier Schrauben. Das Gehäuse sollten Sie noch nicht öffnen.
- 2. Halten Sie die zwei Teile des Gehäuses zusammen, und legen Sie den Adapter auf einen Schreibtisch o.ä., so daß die Schraublöcher nach unten zeigen. Entfernen Sie den oberen Teil des Gehäuses.
- 3. Auf der Platine des Maus-Adapters sind drei Schaltbrücken mit J10, J9, J8 gekennzeichnet (siehe auch Abbildung 1.2). Die Standardeinstellung 2A hat zur Folge, daß jede dieser drei Schaltbrücken in der OFF-Stellung ist. Wenn Sie eine Depraz- oder eine Logitech-Maus benutzen, müssen Sie alle drei Schalter in die ON-Stellung bringen. Hierzu ist jeder Draht aus seinem Haken zu lösen und in den jeweils unmittelbar links befindlichen Haken einzusetzen.
- 4. Die Aufschrift Jl auf der Platine (siehe auch Abbildung 1.2) zeigt Ihnen, wo die Schalter für die IFSEL-Auswahl zu finden sind. Die Einstellung einer IFSEL-Nummer erfordert eine Neubelegung der zwei Steckverbindungen auf den paarweise angeordneten Stiften (siehe Abb. 1.2). Die zwei am weitesten links befindlichen Stifte bilden die Schaltbrücke Jl, die zwei am weitesten rechts befindlichen Stifte bilden die Schaltbrücke J7. Die zwei Steckverbindungen befinden sich auf den Schaltbrücken J3 bzw. J6, solange die IFSEL-Nummer 2A eingestellt ist.
- 5. Schrauben Sie das Gehäuse anhand der vier Schrauben zusammen; bringen Sie den Drahtgriff wieder an.

Abbildung 1.3 enthält eine Aufstellung der IFSEL-Nummern mit den jeweils verfügbaren Portadressen.

IFSEL-NR	PORT-ADRESSEN
CA	60-67
ОВ	68 - 6F
1A	70–77
1B	78–7F
2A	30–37
2B	38-3F
3A	BO-B7
3B	B8-BF
4A	CO - C7
4B	C8-C£

Abbildung 1.3: IFSEL/Portadressen

LEISTUNGSERWEITERUN

SOPTWARE

EINLEITUNG

Der Haus-Adapter beinhaltet einen eigenen Mikroprozessor sovie eigene Firmware. Dies hat zur Folge, daß die zusätzliche Belastung des Prozessors des NCR DECISION MATE V durch den Betrieb des Maus-Adapters sehr gering ist. Der Maus-Adapter ist in der Lage, bis zu 4000 Positionen der angeschlossenen Maus in einer Sekunde an den Computer zu senden. Ihr Programm kann einen Bereich definieren, innerhalb dessen die Maus sich bewegen muß. (Sämtliche Positionen und Bereiche werden als X/Y-Koordinaten angegeben.) Der Maus-Adapter kann nicht nur die Position der Maus sondern auch den Zustand von bis zu drei an der Maus befindlichen Schaltern vermitteln. Ein Status-Byte gibt Aufschluß darüber, ob die internen ROM- und RAM-Speicher des Adapters einwandfrei funktionieren, ob der Adapter bereit ist, Befehle oder Daten zu senden oder zu empfangen, und ob das Interrupt-Signal gesetzt wurde.

Der Maus-Adapter bietet zwei Verfahrensweisen, auf die Ihr Programm die Bewegung der Maus und die Betätigung eines Schalters an der Maus verfolgen kann: Es kann in bestimmten Zeitabständen diese Daten von dem Maus-Adapter lesen. Die zweite Methode besteht darin, auf ein Interruptsignal zu warten, und erst dann die Positions- und Schalterdaten zu lesen. Sofern Sie von der Interrupt-Leitung des Computers Gebrauch machen wollen, sind in der Regel zusätzliche Interrupt-Controller-Schaltungen erforderlich. Wenn Sie aber Ihren NCR DECISION MATE V als 8-Bit-System benutzen, können Sie aufgrund bestimmer Eigenschaften des 280A-Mikroprozssors. Interrupt-Behandlung auch ohne solche Ethaltungen verwirklichen (siehe hierzu den Abschnitt "Interrupt-Behandlung").

Die von SCR erhältliche p-System-Software beinhaltet eine Anzahl von BASIC-, FORTRAN- und Pastal-Programme für den Betrieb des Maus-Adapters. Eine Baschreibung dieser Programme in englischer Sprache liegt masser Anleitung bei.

Sie können den Maus-Adapter selbstverständlich auch mit den Betriebssystemen CP/M und MS-DOS benutzen. Dieser Teil ("Software") beschreibt die Anweisungen für die Programmierung des Maus-Adapters. Die besten Ergebnisse lassen sich mit Programmen in Assemblersprache erzielen.

BENUTZUNG DER PORT-ADRESSEN

Der Maus-Adapter verwendet die erste und die zweite der zur gewählten IFSEL-Nummer gehörenden Port-Adressen- Vorausgesetzt, daß Sie die Standard-IFSEL-Nummer nicht geändert haben, sind die benutzten Port-Adressen 30H (Port 1) und 31H (Port 2). Die Ein- und Ausgabe über die Port-Adressen erfolgt gemäß folgender Einteilung:

- IN Port 1 Das Programm liest Daten vom Maus-Adapter.
- OUT Port 1 Der Maus-Adapter empfängt Daten von Ihrem Programm.
- IN Port 2 Das Program liest das Status-Byte des Maus-Adapters.
- OUT Port 2 Das Programm sendet Befehle an den Maus-Adapter.

FUNKTIONS PRÜFUNG

Wenn Sie Ihren NCR DECISION MATE V bei eingesetztem Maus-Adapter einschalten, setzt das Reset-Signal des Computers auch den Maus-Adapter in seinen Anfangszustand zurück. Der Prozessor des Maus-Adapters liest dann Anweisungen im eigenen ROM: Zunächst wird geprüft, ob ROM und RAM des Maus-Adapters einwandfrei funktionieren. Dann initialisiert der Maus-Adapter seine I/O-Ports.

Sollte ein Fehlerzustand im ROM oder im RAM vorliegen, wird ein entsprechendes Bit im Status-Byte gesetzt. Der folgende Abschnitt erläutert die Bedeutung der einzelnen Bits des Status-Bytes und zeigt Ihnen, wie Ihr Programm dieses Byte lesen kann.

DAS STATUS-BYTE

The Programm kann das Status-Byte mit einer IN-Anweisung an Port 2 (31H bei IFSEL 2A) lesen. Abbildung 2.1 zeigt die Bedeutung der einzelnen Bits dieses Bytes.

Bit:	7	6	5	4	3	2	1	0
	х	INT	RAN	ROM	χ	X	IBF	OBF

Abbildung 2.1: Das Status-Byte

- X Dieses Bit wird nicht benutzt.
- INT Sobald der Maus-Adapter ein Interruptsignal ausgibt, wird dieses Bit gesetzt (logisch 1). Es bleibt in diesem Zustand, während die Interruptleitung aktiviert ist (active "low").
- ROM Ein Fehlerzustand im ROM des Maus-Adapters führt dazu, daß dieses Bit gesetzt wird. Sonst ist es zurückgesetzt.
- RAM Ein Fehlerzustand im RAM des Maus-Adapters führt dazu, daß dieses Bit gesetzt wird. Sonst ist es zurückgesetzt.
- IBF Input Buffer Full: Solange dieses Bit gesetzt ist, kann der Maus-Adapter weder Befehle noch Daten von Ihrem Programm empfangen. Vor der Ausgabe von Befehlen oder Daten an den Maus-Adapter sollte ein Programm den Zustand dieses Bits abfragen und die Ausgabe erst dann ausführen, wenn das Bit zurückgesetzt ist.
- OBF Sobald dieses Bit gesetzt wird, kann Ihr Programm ein Datenbyte über Port 1 des Maus-Adapters iesen. Das Programm sollte keinen Lesevorgang versuchen, während dieses Sit zurückgesetzt ist.

SEFERLE UND IHRE PARAMETER

Dieser Abschnitt befaßt sich mit den vom Maus-Adapter anerkannten Befehlen. Einige dieser Befehle leiten die Übertragung einer Reihe von Parametern (Daten) ein. WICHTIG: Nachdem ein zum Senden oder zum Empfangen von Parametern gehörender Befehl gesendet worden ist, müssen alle zu diesem Befehl gehörenden Parameter ausgegeben bzw. gelesen werden. Ihr Programm sollte die Übertragung der Parameterliste nicht vorzeitig abbrechen, indem es z.B. einen neuen Befehl an den Maus-Adapter sendet.

Alle Befehle an den Maus-Adapter sind über Port 2 auszugeben; Parameter werden über Port 1 sowohl gesendet als auch empfangen.

Die folgenden Werte werden beim Einschalten Ihres NCR DECISION MATE V mit Haus-Adapter automatisch eingestellt. Sie verlieren ihre Gültigkeit, erst wenn sie von Ihrem Programm bzw. einer Bewegung der Haus aufgehoben werden.

XMAX: Der höchste Wert, den die Maus in der X- (horizontalen) Richtung erreichen kann:

YMAX: Der höchste Wert, den die Maus in der Y- (vertikalen) Richtung erreichen kann:

400

XMIN: Der niedrigste Wert, den die Maus in der X-Richtung erreichen kann:

OYMIN: Der niedrigste Wert, den die Maus in der Y- Richtung erreichen kann:

X- und Y-Koordinaten der gegenwärtigen Maus-Position:

Alle Interruptsignale sind außer Kraft.

Nachstehend finden Sie eine Beschreibung jedes Befehls und der etwa dazugehörigen Parameter. Für jeden Befehl ist der hexadezimale Wert angegeben, der über Port 2 an den Maus-Adapter zu senden ist. Negative (Ninus-) Werte werden immer als Zweierkomplement dargestellt.

00 Die absolute Position der Maus wird gelesen Die Reihenfolge der zu lesenden Parameter:

> X-Koordinate, niederwertiges Byte X-Koordinate, höherwertiges Byte Y-Koordinate, niederwertiges Byte Y-Koordinate, höherwertiges Byte Schalter-Status-Byte (s. Ende dieses Abschnitts)

Die absolute Position bezieht sich auf die Änderung der Position der Maus (ggf. innerhalb des definierten Bewegungsbereichs) seit dem letzten Setzen der Anfangsposition. (Diese Anfangsposition wird beim Einschalten auf X=0, Y=0 gesetzt. Sie kann ebenfalls anhand des Befehls 04 gesetzt werden.)

Ol Das aufgrund einer Bewegung der Haus erzeugte Interruptsignal wird anerkannt Keine Parameter. Dieser Befehl hat gleichzeitig zur Folge, daß das Interruptsignal für die Mausschalter außer Kraft gesetzt

- 02 Interruptsignale verden nicht erkannt Keine Parameter.
- 03 Das Signal an der Interruptleitung und das INT-Bit im Status-Byte werden zurückgesetzt Keine Parameter.
- 04 Die logische Position der Maus wird gesetzt Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

X-Koordinate, niederwertiges Byte X-Koordinate, höherwertiges Byte Y-Koordinate, niederwertiges Byte Y-Koordinate, höherwertiges Byte

Wenn diese Position sich außerhalb des für die Bewegung der Maus definierten Bereichs liegt (s. Befehle 05 und 0A), findet die Definition dieses Bereichs keine Anwendung.

05 Der Röchstwert, den die Maus in der X- bzw. Y-Richtung erreichen kann, wird gesetzt
Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

XMAX, niederwertiges Byte XMAX, höhervertiges Byte

YMAX, niederwertiges Byte YMAX, höherwertiges Byte

Das Verhältnis der mit der Maus zurückgelegten Entfernung zum Wert, der für diese Entfernung vom Maus-Adapter gesendet wird, ist für die verschiedenen Mäuse unterschiedlich. Die beim Einschalten automatisch eingestellten Werte (XMAX = 640, YMAX = 400) entsprechen einer angenehmen Reichweite bei der Benutzung einer Maus auf einem Schreibtisch.

06 Das aufgrund der Betätigung eines Maus-Schalters erzeugte Interruptsignal wird anerkannt

Keine Parameter.

Dieser Befehl hat gleichzeitig zur Folge, daß das bei einer Bewegung der Maus erzeugte Interruptsignal außer Kraft gesetzt wird.

07 Die Interruptsignale sowohl für die Betätigung eines Schalters als auch für eine Bevegung der Haus werden erkannt

Keine Parameter.

08 Der ROM des Maus-Adapters wird überprüft Keine Parameter. Diese Überprüfung erfolgt auch beim Einschalten.

09 Die relative Position der Maus wird gelesen Parameter: Siehe 00.

Die relative Position der Naus bezieht sich auf den Positionsunterschied zwischen der gegenwärtigen Position und der zuletzt gelesenen Position.

OA Der Niedrigstwert, den die Maus in der X- bzw. Y-Richtung erreichen kann

Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

XMIN, niederwertiges Byte

XMIN, höhervertiges Byte

YMIN, niederwertiges Byte

YMIN, höhervertiges Byte

WICHTIG: Absolute und relative Position der Maus werden in denselben Registern des Maus-Adapters gespeichert. Infolgedessen ist bei der Benutzung beider Positionsformate in einem Programm Vorsicht geboten. Im Fall, daß sowohl die absolute als auch die relative Position der Maus in Ihrem Programm benötigt wird, empfiehlt es sich, die absolute Position als X/Y-Koordinaten in Programmvariablen festzuhalten. Sie können mit Hilfe des Befehls 04 diese Werte in die Positionsregister wieder zurückschreiben.

Der Maus-Adapter berücksichtigt die am Gehäuse der Maus vorhandenen Schalter. Der am weitesten links befindliche Schalter wird als S1, der am weitesten rechts befindiche Schalter als S2 bezeichnet. Ein etwa in der Mitte vorhandener Schalter wird als S3 bezeichnet. Jedem Schalter ist ein Bit im Schalter-Status-Byte (Befehl 00) zugeordnet:

SI - Bit 0

S2 - Bit 1

S3 - Bit 2

(Die verbleibenden fünf Bits dieses Bytes werden nicht benutzt.) Das Bit ist gesetzt, während der entsprechende Schalter sich in gedrückter Stellung befindet.

INTERRUPT-BEHANDLUNG

Dieser Abschnitt befaßt sich mit den Interruptsignalen, die von dem Maus-Adapter ausgegeben werden. Vorausgesetzt, daß die Interruptsignale nicht außer Kraft sind, wird ein solches Signal bei jeder Bewegung der Maus bzw. bei jedem Öffnen und jedem Schließen der Kontakte eines Schalters.

WICHTIG: Die Benutzung der Interrupt-Leistungen des Maus-Adapters (über die Abfrage des INT-Bits des Status-Bytes binaus) setzt Erfahrung im Umgang mit Halbleiter-Bauteilen voraus. Wichtige Informationen über die Hardware Ihres NCR DECISION MATE V finden Sie im Band 'Hardware' des von NCR herausgegebenen System Technical Manual.

x + + + + + = =

REDIENUNGSANLEITUNG

Wenn Sie Ihren MCR DECISION MATE V als 16-Bit-System benutzen, sind für die Behandlung von Interruptsignalen zusätzliche Interrupt-Controller unerläßlich.

Bestimmte Eigenschaften des Z80A-Mikroprozessors ermöglichen in einem 8-Bit-System eine Interrupt-Behandlung ohne Interrupt-Controller: Beim Interrupt-Modus 1 (IM 1 / Opcode: ED 56) wird beim Erzeugen eines Signals auf der Interruptleitung die Programmsteuerung an die hexadezimale Adresse 38 übergeben. Das Betriebssystem CP/M-80 enthält an dieser Adresse einen Sprungbefehl (JP) an das zu Testzwecken eingesetzte DDT-Programm. Vorausgesetzt, daß DDT für Ihre Anwendung nicht benötigt wird, können Sie einen Sprungbefehl an dieser Adresse ablegen. Dieser könnte dann auf Ihreigenes Interrupt-Behandlungsprogramm verweisen.

C B A P T E R 8
M O U S E

harmonia sur aprili de la

W. C. . .

Introduction

The following is a description of the procedures you can use with the p-SystemTM to work with your mouse.

The software you need for using the Mouse interface and working with the Mouse in the p-System Mouse in the Mouse in the Mouse. Code file. If you have a Runtime System Mouse. Code is incorporated in your SYSTEM. LIBRARY. If you have a Plus System, you have to insert this code in your SYSTEM. LIBRARY, in any of slots 0 through 15. Chapter 6, utility 'LIBRARY' in the 'UCSD p-System, Programming' Manual describes how this is done.

The interface part of the Mouse unit affords access to the following procedures:

GMOUS: gives the status of the Mouse switches and

Mouse position. This procedure supplies the absolute position (x and y coordinates) of the Mouse and the status of the switch(es) (up to 3). Use all three switch variables, even if

your Mouse has only one or two switches.

X,Y: absolute x and y coordinates

SW1,SW2,SW3: status of the Mouse switches (1 = pressed, 0

= not pressed or not existent)

SETPOS: sets the logical position of the Mouse.

X,Y: New x and y coordinates for the Mouse

position.

Note: Use this option to set a new position for the Mouse. If you require no direct correlation between the physical position of the Mouse and its program position, you can reset

(This is the description of the Mouse unit of the p-System^T) Please insert it in the manual UCSD p-System, Programming, chapter 8)

 $p\text{-System}^{TM}$ is a trademark of Softech Microsystems, Inc., and is used pursued to a license granted by Softech Microsystems, Inc.

the logical Mouse position by means of SETPOS.

SETMAX:

sets maximum values for the Mouse position. Sets the maximum \boldsymbol{x} and \boldsymbol{y} values the Mouse

can attain (default: x=640, y=400).

XMAX, YMAX:

are maximum values for the x and y

۹.,

coordinates

For SETPOS note that the initial Mouse position is x=0, y=0. The Mouse can move within the area delimitated by x=0, y=0 and the values set in SETMAX.

Pascal Procedures

To use the Mouse procedures in a Pascal program, declare USES MOUSE;

The first lines of the respective procedures have the following forms:

GMOUS

PROCEDURE GMOUS (VAR SW3, SW2, SW1, Y, X: INTEGER)

SETPOS

PROCEDURE SETPOS (X,Y: INTEGER)

SETMAX

10 1411111

F. S. Feir

PROCEDURE SETMAX (XMAX, YMAX: INTEGER)

Example

Here is an example for the use of the Mouse procedures in Pascal.

In the first part of the main program, the maximum Mouse position is set by means of the X and Y coordinates; and the present Mouse position is set to zero. In the second part of the main program, the variables are collected and displayed on the screen. SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK II Mouse), which can be on or off. X is the Mouse position on the X coordinate, Y the Mouse position on the Y coordinate.

```
[ EXAMPLE HOUSE PROGRAM PASCAL ]
PROGRAM MOUSETP:
  USES MOUSE:
  VAR SW1, SW2, SW3, X, Y, X0, Y0, XM, YM: INTEGER: C:CHAR:
  PROCEDURE FIN(VAR C:CHAR);
[ PROMPT FOR FINISH ]
     BEGIN
       GOTOXY(0;18);
      WRITE(' DO YOU WANT TO FINISH? Y/N ');
READLN(C);
     END:
  BEGIN
! CLEAR SCREEN, CURSOR INVISIBLE !
     WRITELN(CHR(27),'@0',CHR(27),CHR(69));
                           MOUSE EXAMPLE PASCAL
     WRITELN( '
    COTOXY(0,16);
DOITFLN(' TO STOP PRESS SWITCH 1 ');
```

```
| SET HAXIMUM |
     XM:=10000;
     YM:=10000;
     SETMAX (XM, YM);
[ SET START POSITION ]
     X0:=0;
     Y0:=0;
     SETPOS(X0,Y0);
     C:='N':
[ LOOP HOUSE ACTIONS ]
     REPEAT
        GHOUS ($W3, $W2, $W1, Y, X);
       COTOXY(8,4);
WRITELN(' X=',X:6,' Y=',Y:6);
COTOXY(8,6);
WRITELN(' SWITCH 1:',SW1,' SWITCH 3:',SW3,' SWITCH 2:',SW2);
COTOXY(8,18);
( SET OR CLEAR PROMPT FOR FINISH DEPENDING ON SW) ]
        UNTIL C in ('y', 'Y');
( CURSOR VISIBLE ) WRITE(CHR(27), '@1')
   END.
```

and the second second

Fortran Procedures
To use the Mouse procedures in a Fortran program, declare

The subroutine and parameter definition can be found below:

GMOUS

\$USES MOUSE

SUBROUTINE GMOUS(SW3,SW2,SW1,Y,X)
INTEGER SW1, SW2, SW3, Y, X

SETPOS

SUBROUTINE SETPOS (X,Y)
INTEGER X,Y

SETHAX

SUBROUTINE SETMAX (XMAX,YMAX)
INTEGER XMAX,YMAX

Example

Here is an example for the use of the Mouse procedures in FORTRAN.

In the line starting with 1, the maximum Mouse position is set by means of the X and Y coordinates. In the line starting with 2, the present Mouse position is set to zero. In the line starting with 10, SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK II Mouse), which can be on or off. X is the Mouse position

on the \boldsymbol{X} coordinate; \boldsymbol{y} the Mouse position on the coordinate.

Then the program collects the values and displays them on the screen.

```
C
C
             HOUSE EXAMPLE PROGRAM FOR FORTRAN
SUSES MOUSE
             PROGRAM MOUSTE
             INTEGER SW1, SW2, SW3, X, Y, X0, Y0, XM, YM
             CHARACTER C
            CLEAR SCREEN, CURSOR INVISIBLE WRITE(*,'(AAAA)') CHAR(27),'00',CHAR(27),'E'
            WRITE(*, 200)
            WHITE(*,200)

FORMAT(4X,'***** M O U S E EXAMPLE F O R T R A N ******

SCREEN POSITION LINE 16 COLUMN 8

WRITE(*,'(AA\)') CHAR(27),'Y8 '

WRITE(*,'(A\)') TO STOP PRESS SWITCH 1 '
200
C
c
            SET MOUSE MAX VAL
XM=10000
            YM=10000
            CALL SETMAX (XM, YM)
c
            SET MOUSE POSITION
            X = 0
2
            CALL SETPOS(X,Y)
            C='N"
```

MOUSE

```
LOOP MOUSE ACTIONS
DO 1000 1=0,0,0
c
               DO 1000 I=0,0,0

CALL CHOUS(SW3,SW2,SW1,Y,X)

WRITE(*,'(AA\)') CHAR(27),'YS'

SCREEN POSITION LINE 4, COLUMN 0

WRITE(*,300) X,Y

FORMAT (' X=',16,' Y=',16//)

WRITE(*,100) SW1,SW3,SW2

FORMAT(' SWITCH1:',11,' SWITCH3:',11,' SWITCH2:',11)

SCREEN POSITION LINE 18, COLUMN 0

WRITE(*,'(AA\)') CHAR(27),'Y2'
10
c
300
100
c
               SET OR RESET PROMPT FOR FINISH DEPENDING ON SWI IF (SWI .EQ. 1) THEN
C
               CALL FIN(C)
               ELSE
               WRITE(*, '(AA\) ') CHAR(27), 'L'
               ENDIF
               IF ((C .EO. 'Y') .OR. (C .EO. 'Y')) THEN
               1=1
               ENDIF
1090
               CONTINUE
               CURSOR VISIBLE WRITE(*,'(AA)') CHAR(27),'81'
c
               END
               SUBROUTINE FIR (C)
C
               PROMPT FOR FINISH
               CHARACTER C
WRITE(','(A\)') '
READ(','(A\)') C
RETURN
                                                      DO YOU WANT TO FINISH? Y/N '
               END
```

BASIC Interface

To use the Mouse procedures in a BASIC program, declare USES MOUSE

The subroutine and parameter definition can be found below:

GHODS

SUB GMOUS(SW3,SW2,SW1,Y,X)
INTEGER SW1, SW2, SW3, Y, X

SETPOS

SUB SETPOS (X,Y)
INTEGER X,Y

SETMAX

SUB SETMAX (XMAX,YMAX)
INTEGER XMAX,YMAX

Example

Here is an example for the use of the Mouse procedures in BASIC.

ŧ

In the line starting with 10, the maximum Mouse position is set by means of the X and Y coordinates. In the line starting with 20, the present Mouse position is set to zero. In the line of the main program starting with 100, the variables are collected and displayed on the screen.


SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK Π Mouse), which can be on or off. X is the Mouse position on the X coordinate; y the Mouse position on the Y coordinate.

```
REM
                  MOUSE TEST PROGRAM B A S ! C
           REM
           REM
           USES MOUSE
           INTEGER SW1, SW2, SW3, X, Y, X0, Y0, XM, YM
           DIM CS-1
           SUB FIN (CS)
           REM PROMPT FOR FINISH
INPUT AT (19,1) DO YOU WANT TO FINISH? Y/N *:CS
SUBEND
           REM CLEAR SCREEN, CURSOR INVISIBLE
           DISPLAY ERASE ALL: CHRS(27); " 88"
          DISPLAY AT (2,1): " HOUSE EXAMPLE BASIC """
DISPLAY AT (17,1): TO STOP PRESS SHITCH 1 "
           REM SET MOUSE MAX VAL
           YM-18888
10
           CALL SETMAX (XH.YH)
                 SET MOUSE POSITION
           9 - 8 X
           Y 2 - 8
20
          CALL SETPOS(x8,Y8)
          CS - 'N"
           REM LOOP HOUSE ACTION
          FOR 1-0 TO 0 STEP 0

CALL GMOUS(SM3,SM2,SW1,Y,X)

DISPLAY AT(5,1) USING " X=11111 Y=114111":X,Y

DISPLAY AT(7,1):" SWITCH 1:";SW1;" SWITCH 2:";SW2
188
          REM. SET OR CLEAR PROMPT FOR FINISH DEPENDING ON SWI
IF SWI=1 THEN CALL FINICS) ELSE DISPLAY AT (19.1):CHRS(27);"L";
           IF CS="Y" OR CS="y" THEN I=1
           NEXT 1
          REM CURSOR VISIBLE
DISPLAY AT (1,1):CHR$(27); 01°
1882
           GN3
```



Date: Oct-3-83 PAGE 3

MS 017-0005153 Mouse-Interface Kit Nr. K806

Kit Specification K806

Mouse-Interface

1.0 Scope

This specification defines the requirements for an interface between the DMV and most today known "mice".

A MOUSE is a user friendly device which is used to control the position of a cursor on the CRT-screen. This position, are capability combined with up to three switch options and the MOUSE enables this unit to be used to construct draphic displays or to select individual commands from a menu of commands displayed on the screen.

This specification describes only the mouse-interface and not the MOUSE itself.

The mouse-interface has its own microcomputer with firmus a and is able to send at least 4000 positions per accord. (see 3.8). It offloads the mainprocessor considerable by its own intelligence.

Major features of the mouse-interface are:

- compute absolute or relative mouse-position and sample switch-status of the mouse-switches
- transfer this information to the DMM in a defined one was
- accept control-codes from the DMV for the morse
 (interrupthandling,range-check)
- " range-check for the mouse-position
- mouse-interrupt generation
- auto-config-capability

2.0 Reference Documents

2.1 Unit Dependent Documents

017-0024673 FS Professional Desk Top Computer NCR Decision Mate V

000-0072105 FS MOUSE

005-1004082 Circuit Integrated NHOS UFL Oil 1986 His Fig.

202 NOR Standards

CES 2-11-01 Environment. Humidity. Temperatur, Francisco

CES 2-11-08 El. Magn. Interference Emission

CES 2-11-09 El. Magn. Interference Susceptiblity

CES 2-11-10 Electrostatic Discharge Requirements

CES 3-02-11 Product Safety, Design and Certification

Date: Oct-3-03 PAGE 4

MS 017-0005153 Mouse-Interface Fit Nr. E806

3.0 Requirements

3.1 General Description

The mouse-interface described here is to be used with a first or second generation Desk Top Computer DMV and one mechanical mouse. A list of connectable types of mice is given by table 4.

The interface has to be connected to one interfaceconnector on the backside of the DMV. A similar housing to that of the RS-232- or the IEEE-489-interface is used. The interface has a second connector to which a MOUGE must be connected. Some types of mice can be used. The mouse-type is selected by strapping the jumpers on the interface. For first generation units of the DMV (280\8088) the I\O-adress of the mouse-interface can be selected by jumpers on the interface. For second generation units of the DMV the AUTO/-signal is used. This signal tells the mouse-interface of this is a first or a second generation DMV. No straps are neccessary for this distinction. The electronic circuity works in conjunction with a single-chip-microcomputer to compute the mouse-nosition. get switch-status and transfer this information to the host-system. This circuit handles also the generation of interrupts to the host-system. An additional range what for the mease-position is performed.

3.2 Electrical Requirements

Electrical specification for the interface circulty as a based on the use of TTL-technology. Power source should not exceed 5.25 volts and is referenced to logic ground.

Supply soltage:
Data line levels:

5 V DC at 150 mA max.

"1" 2.4 Volts min , 5.25 Volts **

at 2.0 mA

3.2.1 Connector Pin Assignment for DMV

The mouse-IF is prepared to serve the DMV-bus with/without autoconfig and with/without interrupt.

(first/second generation)

E E SADA WEE

3.2.1.1 First Generation

NOTES OF STREET STREET

3.2.1.2 Second Generation

53.14

100		illei	at : 011
-	4		c
-	+84		+5∨
	RASERVED	1	+12V *
il	REEST/	3	RESET IN/
17	(OK)	4	IOPU
!]	MEMORY/	6	LEEMR/
ij	BU1	8	800
1	ens	7	802
1	906	. 8	· 604
H	0 0 07	Ð	603
	DEADY DULA	10	ABTRI
	ECH/	11	RESERVED
	UCIATES	13	IFEEL 4/
	MATCY	13	DIR/
	THERLOV	14	HLDA
ì	9ELK!	16	CLKI
ļ	LOED	18	' TRAMO!
	ea19	17	BA15
- 1	EA17	18	8A16
d	erab	19	BA14
¥	DEN	200	BA12
ì	EATE	21	0122
	BA8	22	eas
	CA2	23	همع
	eas	24	844
	G.R.J	25	eat .
	CAI	28	CAR
ı	ince ly	27	IFSEL2/
- 1	に数しい	224	IPSELOV
	DESI	259	DA00
	DACK1/	30	DACKOV
	ITEADE	23	INT/
	LORD	32	reso

33		c
+5V	1	•5∨
PER(/	2	+12V
RESET/	3	RESET IN/
ICM/	4	IOR/
MENM!	8	MEMR!
601	6	ED3
603)	●D2
603		BD4
807	0	P D6
READY DWA	10	PELERVED
EO9/	11	10257
RESERVED	12	IFSEL ./
LOTUL	13	DIR/
THOUD!	14	HLDA
PCLK	15	CLKI
LGRD	16	TRAMO.
8419	17	BAIS
GA17	18	2A16
BAIS	16	GA14
LIAS	20	0K12
CAIL	21	CIAS
BAS	22	eas
ea7	33	845
PA5	74	BAS
LV3	25	CA2
BAI	20	BAO
IFSEL /	27	IFSEL J
IFSEL 1	20	IFSEL /
DROIL	29	08001
reserva	200	RECERVED
WAIT/	וב	INT/
LGRD	73	LGRD

3.2.1.3 Signals used by the mouse-interface

Pine

1	a	+99	-	+5V
2	3	FERC/		
3	ટ	RESETA		
4	Ğ	1007	C	ion
6	J	801	<u>C</u>	5DQ
7	3	503	C	500
3	3	BUS	\subset	SD4
9	a	907	=	ED6
11			C	IDSEL/
12			C	IFSEL4/
13	а	AUTO/		
25	a	BAJ		
26			C	BAO
27	Ą	IFSEL3/	\subset	IFSEL2/
28	3	IFSEL1/	C	IFSEL0/
3.1			C	INT/
2	ج	LGRD	C	LGRD

15

Date: Oct-3-83 PAGE 6

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.2.2 Connector Pin Assignment for Mouse-connector

Pin#

Mouse-type

HANLEY Mark II ALPS Encoder Mouse Mouse Systems Quad Mouse

DEFRAZ Souris F4 LOGITECH F4 LOGITECH LM-F-5

Assignment

+5V	₩ 54
XA	Y1
ΧĐ	٧2
YA	X2
YB	Хl
S1	GND
S.3	S 3
S2	S2
GND	S!
	XA XB YA YB S1 S3 S2

3.3 Mechanical Requirements

Weight less then 0.400 kq
Dimensions Widht 114 mm (4.5 ")
Depht 107 mm (4.2 ")
Height 22 mm (0.9 ")

The PC-board must meet the requirements of UL $94~\mathrm{VC}$ or better.

3.4 Power-Up/Level-0-Diagnostic

A low level on the RESET-pin of the 8741A which is connected to SYSTEM-RESET (pin 3a) initiates the microcomputer-chip to start firmware at location zero. The RESET-signal must have a minimal length of 20 us after power-up.

At this point the unit begins to examine the leveled diagnostic-routine. A RAM- and a ROM-check are perfected After completition of these checks the following bits of the status-register contain level-0-diagnostic informs

bit 5 is set ---> RAM of 8741A is defective bit 4 is set ---> ROM of 8741A is defective Otherwise these bits are cleared.


Now the ports are set to start condition and the processor begins to count the pulses coming from the MOUSE. The exchanging of the pins of the various mouse-types is done by the firmware in the microcomputer-chip. Only the GND-signal is exchanged by mechanical switches.

Date: Oct-3-83 FAGE 7

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.5 Direction and Switch Definitions

Following definitions of the direction of the mouse-movem and the switches on the mouse are made:



3.6 Mouse-Firmware/Software-Interfacing

To access the mouse-position and the switch-status of the mouse-switches it is important to know the protocol which must be used when communicating with the mouse-interface.

There are 2 INO-adresses used to send information to or receive information from the mouse-interface. These INO-adresses can be changed with jumpers J1..J5 for first generation units. (see Table 1).

Normal adjustment for first generation units:

IFSEL 2A\ IND-adresses 30H and 31H

Command: Write Commands to

Get Status from Mouse-interface: 31H

Data: Write Data to\Get Data from Mouse-interface 1800

The other adresses selected by IFSEL 2AV are not used.

Second Generation:

By activating the IDSEL\-line the host-system gats the ID-number of the mouse-interface.

This ID-number is 20H.

The host system knows now that there is a mouse-interfacing this slot which can be adressed by activation the IFSEL-line which is private to the slot.

3.6.1 Principal Communication with the Interface

After checking the status of the mouse-interface a command byte is outputted to the command-adress (normal IND-adress 31H). If there are any parameters which belong to the command then these parameters can be read from or written to the mouse-interface. Before each read or write a status check has to be performed. It is important that the correct number of parameters is used. A writing of a new command while the interface expects parameters of the preceding command will terminate the preceding command.

Date: Oct-3-83 PAGE 8

MS 017-0005153 Mouse-Interface Kit Nr. 1806

bit # Statusbyte: IBF OUF INT RAM ROM X χ meaning

For a detailed description of the meaning of the statusbyte-bits see table 3.

Before writing anything to the interface it must be checked, that IBF is "O". Before reading parameters from the interface it must be checked. that OBF is "1".

3.6.2 Mouse-interface-functions

The function of the various mouse-commands and the correct number and meaning of the belonging parameters are defined in this section.

•	Command-code	ì		parameters from interface (this sequence) X-coord. low byte X-coord. high byte Y-coord. low byte Y-coord. high byte bit 7 5 5 4 5 7 x X / X x 5 1 81.80.80: """: switch pres
	0 4	enable interrupt by mouse-	none	none
(C)	02	moving disable interrupt	none	friófsiÿ
	φ3	reset interrupt line and INT- bit	none	nche
	04	set logically mouseposition		none
	(;5	set maximal value for range-check of mouse-position in X- and Y-direction	XMAX low byte XMAX high byte YMAX low byte YMAX high byte	

Date: Oct-3-83 PAGE 9

MS 017-0005153 Mouse-Interface Kit Nr. KB06

merchanical control of the second control of the second

Command-byte	meaning	parameter to mouse-interface	parameter from mouseminterfac
ÚS	enable interrupt for changing switch-status (OFF to ON and ON to OFF)	None	none
: :-	enable interrupt for mousemoving or changing status of mouse- switch	none	กอทย
08	perform ROM-check per software- command	uaue	ngne
Q9	qet relative mouseposition	none	sec command (%)
OΑ	set minimal value for range-check of mouseposition in X- and Y-direction	XMIN high byte YMIN low byte	មេដ្ឋ
all i XMAX YMAX X-coo	nterrupts disabled = 540 XMIN = 0 = 400 YMIN = 0 ord = 0 ord = 0		¥I

3.6.3 Interrupts

For both first and second generation units of the SMV interrupts from the mouseinterface are possible. Interrupts must be enabled by issueing one of the command-bytes 01.06 or 07 to enable the desired interruptmede. If the interrupt condition occurs the interface pulls the interrupt-line down to pround. To indicate that the mouseinterface has interrupted the hostprocessor bit #6 of the interface-status-byte can be used. This bit is reset by issueing the reset-interrupt-line-command (command byte 03).

Pin#

31 c INT\

Date: Oct-3-03 PAGE 10

MS 017-0005153 Mouse-Interface Mit No. K806

3.7 Auto-config capability

Contract and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the

For second-generation units an auto-centiq dapability is installed on the interface. When both signals AUTO\ and IDSEL\ are driven low then the ID-number of the mouse-interface is given on the databus.

ID-number of the mouse-interface: 20H

pin# 11 c IDSEL\

3.8 Data-Transfer-Rate

The transmission of a complete block which contains mouse position and switch status needs <u>less then 250 us</u>. This time is measured with an assembler-program for the 8088. The other commands for the mouse-interface need a shorter time, because there are fewer bytes to be transfered.

4.0 Environmental Requirements

The operating, shipping and storage requirements are according CES 2-11-01 range 3

EMC requirements must met CES 2-11-08
EMS 2-11-09
ESD 2-11-10

5.0 Reliability

5.1 Workload

The average workload of the unit will be: 3.2 hours activity per working day
S workling days per week
52 weeks per year

5.2 Critical Failures

Any failure or combination of failures that probabit for the use of the mouse without a service call is considered critical.

5.3 Mean Time between Failures

MTBF = 574052 h MTBSC = 396095 h Service Calls per Year : 0.003

Date: Oct-3-83 FAGE 🕮

017-0005153 Mouse-Interface Kit Nr. K806

Table 2. Switch-status-byte

4.	7 - - -	- 4 .	ა	- 4.	5	- 4 .	4	4	3	 2	1	()
											52	

\$1,82,83 : "1" means switch pressed "0" means switch released

Table J. Interface-Status-Byte

	7	5	5	4	7		2	1	Q.	
+-		- +	+	+	+	-+-		+		-+-
:		;	:	:	:	:		:	:	:
i	Y	INT	15:20	! E:OM	· y	ï	Υ	1100	·Otel	:- •
_				_				· · · ·		
;				i	ì	i		i	;	:
+-		+	+	+	4			- 4	+	- 4.

IBF: "I" means Interface is busy, wait till ready

"O" means Interface is ready to receive

data or command

OBF: "1" means Interface has one data-byte ready to send

"O" means Interface has no data-byte reads to mend

ROM: "I" means ROM of 9741A is defective

"O" means ROM is ok

RAM: "1" means RAM of 9741A is defective

"O" means RAM is ok

INT: "1" means mouseinterface has issued an interfact ord

the interruptline is still active (low).

"O" means mouseinterface has not issued an incerca?

Table 4. Connectable Mica

Company	Mouse-type
Alps	Encoder-mouse
Depraz !	Souris F4
Hawley !	Mark II
Logitech ! Logitech !	P4 (same as Depraz Souris F4) LM-F-5
Mouse Systems !	Quad Mouse

Date: Oct-3-83 PAGE 11

and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o

ms 017-0005153 Mouse-Interface Kit Nr. K806

Fig. 1. Interface-housing




Table 1. Jumper strapping

	JUMPER	FORT
IFSEL	1 2 3 4 5 6 7	ADRESSES
0A	X O O O O X O	60-67 HEX
ĊS	X O O O O X	48-4F HEX
1A	0 X 0 0 C X D	70-77 HEX
18	0 X O O O X	78-7F HEX
2A	0 0 X 0 0 X 5	30-37 REX
28	χοοοχ	38-3F HEX
3A	0 0 0 0 0 0	BO-B7 HEX
3B	0 0 0 X 0 0 X	BB-BF HEX
4A	סאאטסס	CO-C7 HEX
48	0 0 0 0 x 3 x	C8-CF HEX
	O=open X=closed	


DIP-FIX-switches (Jumpers J8,J9,J10)

Jumpers		Selected Mouse-types	J10 J7 J9
JE, J9, J10	OFF	Hawley mouse MARK II Alps encoder-mouse Mouse Systems Quad Mouse	! !X! !X! !X!
J8.J9.J10	ON	Depraz Souris P4 Logitech LM-F-5 Logitech P4	+-+-+-+-+-+-+

Interrupt-Service-Routine

- Registerbank 1 anwählen
- Akku-Inhalt zwischenspeichern
- Datenbusbuffer in Akku einlesen
- F1 Flag prüfen (Command-Flag) falls F1 nicht aktiv, Akkuinhalt zurückholen und return
- F1 löschen
- Kommando identifizieren
 - 00 Mausposition und Schalterstatus ausgeben
 - 01 Enable Interrupt bei Mausbewegung
 - 02 Disable alle Interrupts
 - 03 Interrupt zurücksetzen
 - 04. Mausposition setzen
 - 05 Maximalwerte laden
 - 06 Enable Interrupt bei Schalterbetätigung
 - 07 Enable Interrupts bei Mausbewegung oder Schalterbetätigung
 - 08 ROM-Test ausführen
 - 09 Mausposition und Schalterstatus ausgeben, anschließend Mausposition auf Ø setzen
 - OA Minimalwerte laden
- Kommando ausführen
- Akkuinhalt zurückholen
- Return

		×
	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	



IDLE - Routine

Interrupt enable

Mouse-Status einlesen

Eingelesenen Status mit bisherigem Status vergleichen

Statusänderung?

Interrupt disable

HAWLEY oder ALPS-Mouse?

Portbits vertauschen

Schalterbits verändert?

Neue Mouse-Position im Rahmen der Minund Max-Werte berechnen

Neuen Schalterstatus abspeichern

FO setzen

Interrupts enabled?

INTR/-Leitung aktivieren und Statusbit 6 setzen

Mouse - Firmware (K806)

Initialisierungsroutine:

- Stackpointer initialisieren
- Interrupt disablen
- RBØ selektieren

falls Software-Reset

- RAM-Test (64 Byte)
 - alle Bits auf 1 setzen und lesen
 - Adressentest (0, 1, 2, 3)
 - alle Bits auf O setzen und lesen
 - im Fehlerfall: Statusbit 5 setzen
- ROM-Test (Subroutine, 2-fach, verschachtelt)
 - R2-Register retten
 - ROM-Test Page Ø
 - ROM-Test Page 1
 - ROM-Test Page 2
 - ROM-Test Page 3
 - Im Fehlerfall: Statusbis 4 setzen
 - R2-Register mit Ursprungswert laden
- Minimal- und Maximalwerte der X- und Y-Koordinaten von ROM ins RAM übernehmen.

X : 0, 640

Y · 0 400

Mouse-Status lesen und speichern

PRELIMINARY / NOT RELEASED

FUNCTIONAL SPECIFICATION

C 3 2 7 3

K-904 IEEE-498 - 1 F

TABLE OF CONTENTS:

1	INTRODUCTION					
1.1	GENERAL DESCRIPTION					
1.2	REFERENCE DOCUMENTS					
2	FUNCTIONAL DESCRIPTION					
	GENERAL DESCRIPTION					
2.2	SUMMARY OF IEEE-483 FEATURES					
2.3	TALKER/LISTENER ADDRESS					
2.4	TEEE-498 INTERFACE BUS					
2.4.1	SIGNAL LINES					
2.4.2	SIGNAL LINE TIMING SEQUENCE					
2.4.3	SIGNAL LEVEL					
2.4.4	CABLE					
2.4.5	CONNECTOR					
2.4.3	1EC-325 CONNECTOR					
2.5	DM-V INTERFACE BUS					
2.5.1	DM-V INTERFACE BUS (1. GENERATION)					
2.5.1.1	IF-SELECTION					
2.5.1.2	INTERRUPT					
2.5.1.3	DATA TRANSMISSION					
2.5.1.4	DMA					
2.5.1.5	TIMING					
2.5.2	DH-U INTERFACE BUS (2. GENERATION)					
2.5.2.1	IF-IDENTIFICATION					
2522	15-SELECTION					



2	5,	2.3	INTERRUPT	
-			1111 [1110]	

- 2.5.2.4 DATA TRANSMISSION
- 2.5.2.5 DMA
- 2.5.2.6 TIMING
- 3 ENVIRONMENTAL CHARACTERISTICS
- 4 STANDARD REQUIREMENTS
- 5 RELIABILITY
- & MAINTAINABILITY ::

AFFENDIX A: K804 IEEE-488 - IF

INSTALLATION, FIGURES, TABLES

APPENDIX B: K804 IEEE-488 - IF

NEC UPD 7210 INTELLIGENT GPIB INTERFACE CONTROLLES

DATA SHEETS

The second second

C - 3 2 7 3

K804 IEEE-488 IF

1 INTRODUCTION

1.1 GENERAL DESCRIPTION

K804 is a connection module between two buses:

- (A) GENERAL PURPOSE INTERFACE BUS (GPIB)
- (B) DM-V BUS

(A) GENERAL PURPOSE INTERFACE EUS (GPIE)

K804 is the DM-V interface to the Genereal Purpose Interface Bus (GPIB) for asymphonous communication. For data transmission on this bus a byte-serial, 8 bit parallel data transfer is used.

Up to 15 devices can be interconnected to a distance up to 60 feet (20 m) using this concept.

The maximal data transfer rate is 250 kByte per second using DMA.

One active controller is permitted in a GPIB system configuration.

The NCR-GPIB Interface K804 is designed according to the following specifications:

- ANSI/IEEE STD 488-1975
- ANSI/IEEE STD 488-1978
- ANSI/IEEE STD 488A-1980
- IEC-625/1 STANDARD

(ANSI - AMERICAN NATIONAL STANDARD INSTITUTE)
(IEEE - INSTITUTE OF ELECTRICAL AND ELECTRONICS ENG.)
(IEC - INTERNATIONAL ELECTROTECHNICAL COMMISSION)

Interface function, message coding, driver and receive, and the interface bus are defined in the above standards.

A bus converter is required to adapt the IEEE-488 IF to the IEC-625 bus (see 2.4.6).



(16

(B) DM-U BUS

- (1) K804 is prepared to serve the DM-V Eus without AUTOCONFIG. (1. Generation) and with AUTOCONFIG. (2.Generation).
- (2) K804 is prepared to serve 280/8098 based DM-U's without interrupt and 60186 based systems with interrupt. -
- (3) K804 is selectable by
 - a) IFSEL X and BA3 (1. Generation DH-U Bus)

 via switches located inside the adapter housing.
 - b) ID-Number (2. Generation DM-V Bus)

1.2 REFERENCE DOCUMENTS

(1) 017-0024673 FS Professional Desktop Computer DECISION MATE U.

(2) NEC Product Description:
GPIB Controller uPD 7210

Texas Intruments Interface Circuits:
SN 75160A / SN 75161A
Bulletin No. DL-S 12786 Oct. 1780
DL-S 12787 Oct. 1780

NCR Standards

- (1) CES 2-11-01 Environment, Humidity, Temperature, Presure
- (2) CES 2-11-08 Electromagnetic Interference (Emission)
- (3) CES 2-11-09 Electromagnetic Interference Suspectibility
- (4) CES 2-11-10 Electrostatic Discharge
- (5) CES 2-11-11 Product Safety, Design and Certification

NCR external Standards:

- (A) Radio Protection:
- (1) USA FCC Docket-# 20780, Class B
- (2) GERMANY UDE 0871, Class A

Certification by GERMAN FEDERAL POST (FTZ)

- (B) GPIB Standards:
- (1) USA ANSI/IEEE STD 488-1979

(Revision of ANSI/IEEE STD 488-1975)

(Includes Supplement IEEE STD 488A-1980)

(2) GERMANY DIN IEC 625 Teil 1

DIN DEUTSCHES INSTITUT FUER NORMUNG E.V. DK 621.317.7.037.37:681.3.06 MAI 1981

2 FUNCTIONAL DESCRIPTION

2.1 GENERAL DESCRIPTION

K804 is based on the NEC 7210 Intelligent GPIB Interface Controller. (see Appendix B, 7210 GPIB Interface Controller Data Sheets

Integrated GPIB bus driver/receiver SN75160/161 are used.

2.2 SUMMARY OF IEEE-488 IF (K804) FEATURES

This is a list of the general features the IEEE-488 IF will provide:

- SHI (Source Handshake)

 Capability to guarantee proper transfer of multiline messages.
- AHI (Acceptor Handshake)

 Capability to guarantee proper reception of remote multiline messages.
- TS (Talker)

 Capability to send device-dependent data via the interface to other devices.
- TES (Extended Talker)
 Talker with extended (2 byte) address.
- L3 (Listener)
 Capability to receive device-dependent data from other devices.
- LE3 (Extended Listener)
 Listener with extended (2 byte) address.
- SR1 (Service Request)

 Capability to request service asynchronously from the controller-in-charge of the interface.
- RL1 (Remote Local)

 Capability to select between two sources of input information.
- PP1 or PP2 (Parallel Poll for Remote or Local Configuration)

 Capability to present a PPR message to the controller-in-charge without being previousl addressed to talk.
- DC1 (Device Clear)
 Capability to be cleared (initialized) eithe individually or as part of a groupb of devices.

the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

- DT1 (Device Trigger)

 Capability to have its basic operation started either individually or as part of a group of devices.
- C1 C28 (Controller)

 Capability to send device addresses,
 universal commands and addressed commands.
- Programmable Data Transfer Rate (low / high speed)
- 16 CPU Accessible Registers (8 Read- and 8 Write-Registers)
- 2 Address Registers
 - Detection of MTA (My Talker Address), MLA (My Listener Address, MSA (My Secondary Address).
 (to set Talker, Listener and Secondary Addresses the Configuration Utility is used. Refer FS IEEE-428 SW
 - 2 Device Addresses.
- EOS Message Automatic Detection.
- Command Automatic Processing and undefind Command read Capability.
- DMA Capability.

For a more detailed description of the interface features see Appendix B: 7210 GPIB INTERFACE CONTROLLER NEC DATA SHEETS.

2.3 TALKER / LISTENER ADDRESS

K804 has no talker/listener address switch. To set these addresses the CONFIGuration utility will be used. The controller default address is zero.

2.4 IEEE-488 INTERFACE BUS

2.4.1 SIGNAL LINES

The IEEE-488 interface bus has 16 signal and data lines. (refer IEEE-488 Standard)

- 8 DATA lines are used to transfer data, addresses an control information. The formats are defined by IEEE-488.
- 5 MANAGEMENT control lines:
 - ATN ATtentioN

is used (by the controller) to specify how data on the DIO signal lines are to be interpreted and which devices must respond to the data.

- EOI End Or Identify
is used (by a talker) to indicate the
end of a multiple byte transfer se-

quence

or, in conjunction with ATN (by a controller), to execute a polling sequence

- SRO Service ReQuest

requests the controller to take control

- IFC InterFace Clear

> is used (by a controller) to place the interface system (in all interconnected

devices) in a known quiescent state.

Remote ENable - REN

> is used (by a controller) in conjunction with other messages to select between two alternate sources of device programming data.

- 3 HANDSHAKE lines:

- NRFD Not Ready For Data

> is used to indicate the condition of readiness of device(s) to accept

data.

- NDAC Not Data ACcepted

is used to indicate the condition

of acceptance of data by device(s).

- DAV DAta Valid

> is used to indicate the condition (availibility and validity) of information on the DIO signal lines.

4.4.2 SIGNAL LINE TIMING SEQUENCE

> For data transmission the IEEE-488 IF is using the .. handshake process acc. to the IEEE-409 standard.

4.4.3 SIGNAL LEVEL

> Electrical specifications for the interface circuits are based on the use of TTL-technology. Power source does not exceed 5.25 VDC.

GPIB-Driver: (three state)

LOW state Output (+0.5 V

+48 mA Sink Current (cont.

HIGH state Output >+2.4 9

-5.2 mA

GPIB-Receiver:

LOW state Input (0.8 U

HIGH state input >2.0 V

2.4.5 CABLE

> The IEEE-438 IF will have a cable (acc. to IEEE-488 standard) of 1.00 meter length. Only cables according to the IEEE-488 standard are

allowed to expand the bus.

2.4.5 CONNECTOR

Acc. IEEE-488 Standard, See App. A

2.4.6 IEC-625 CONNECTOR

The IEEE-488 and the IEC-625 Standards do define different connectors to the devices. (see App. A) Using the K804 to control the IEC-625 bus commercially available converters are required:

- (A) IEEE-488 to IEC-325 Converter (B) IEC-625 to IEEE-488 Converter
- Some companies offering these converters are listed in App. A.

2.5 DM-V INTERFACE BUS

The IEE-488 IF (K804) is prepared to serve the DM-U bus without AUTOCONFIG. (1. Generation) and with AUTO-CONFIG. (2.Generation).

(see FS Decision Mate V, 017-0024673, Rev. C, App.A)

2.5.1 DM-V INTERFACE BUS (1. GENERATION)

2.5.1.1 IF-SELECTION

The IEEE-488 IF is addressed by IFSEL X and BA3. This means, that the IF does require one IFSELline and 8 of 16 port-addresses. IFSEL X and BA3 are selectable by DIP-switches located inside the adapter housing. (see appendix A)

IFSEL X : 0 , 1 , 2 , 3 , 4 BA3 = low : A

BA3 = high : B

2.5.1.2 INTERRUPT

The interrupt output signal will be permanent disabled for the 280/8089 based DM-U.

2.5.1.3 DATA TRANSMISSION

Data transmission is indicated by the Interrupt Status Register bits DI and DO. The DI bit indicates, that a data byte is written into the Data-in-Register from the GPIB. This means the CPU must read the Data-In-Register. The DI bit is reset by reading the Data-In-Register.

The DO bit is reset by writing data to the Data-Out-Register. DO is set when data is accepted by the rece ver device.

The maximal data transfer rate may be reached by using DMA.

2.5.1.4 DMA

The default DMA-channel is 0. The PC-board layout does allow a change to DMA-channel 1 by inserting a wire and cutting the channel O selection.

DRQ is active HIGH.

DACKX/ (DMA-Acknowledge) is active LOW and sent by the DMA controller on the DM-V mainboard.

2.5.1.5 TIMING

In 280/8088 environment the K804 does not require any WAIT-States.

the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second secon

- 2.5.2 DM-U INTERFACE BUS (2. GENERATION)
- 2.5.2.1 IF-IDENTIFICATION

The ID-number of K804 is

This ID-# is readable by IDSEL (BDO - BD6).

2.5.2.2 IF-SELECTION

The IF is selected by IFSEL/ (active 1cw).

2.5.2.3 INTERRUPT

The K804 will activate different interrups if enabled by masks.

Bus pin INT/ activates the processor interrupt. To find out which IF-adapter did send the interrupt request, the CPU must scan with IDSEL all IF-adapters. BD7 active LOW indicates the interrupt from the scanned adapter.

2.5.2.4 DATA TRANSMISSION

See 2.5.1.4

2.5.2.5 DMA

DRQX/ is active LOW. DACKX is generated by the IEEE-489 IF logic.

2.5.2.5 TIMING

WAIT - States have to be programmed for K804 IN/QUT commands.

3 ENVIRONMENTAL CHARACTERISTICS

See FS 017-0024673 Par. 5 for general environmental requirements.

Electrical Requirements:

+ 5.1 VDC +/- 3%

XX.XX ADC

4 STANDARD REQUIREMENTS

See FS 017-0024673 Par. 6 for general Standard requirements.

- 5 RELIABILITY
- 5.1 LIFETIME

Operating life of the K804 is 5 years or 10.000 hours

And the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of t

without major overhaul, based on the average application workload.

5.2 AVERAGE WORKLOAD


The average workload of the K804 will be:

- 3.2 hours activity per working day
- 5 working days per week
- 52 weeks per year
- 5.3 MTBF, MTBSC AND SERVICE CALLS/YEAR

	MTBF/h	MTBSC/h	SERVICE- CALLS/YEAR
KE01	581.395	401.162	0.002

6 MAINTAINABILITY

TBO



PRELIMINARY / NOT RELEASED

FUNCTIONAL SPECIFICATION APPENDIX A

The state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second state of the second st

0 3 2 7 3

K-804 IEEE-488 - IF

TABLE OF CONTENTS:

- I INSTALLATION
- 2 SOFTWARE STRAPPING
- 3 DM-V I/O BUS PIN ASSIGNMENT
- 4 IEEE-488 CONNECTOR
- 5 IEEE-488 INTERCONNECTION CABLE
- 3 150-325 CONNECTOR
- 7 IEEE-488 / IEC-625 CONVERTER



I KIT INSTALLATION

This kit should be prepared for use with peripheral devices using the IEEE-488 bus according to the IEEE-488 Standard Digital Interface for Programmable Instrumentation ANSIZIEEE STD 488-1978, 4884-1980.

The IF-SELection switches have to be set according to the CPU type:

- (A) 280/8088 see 1.1
 (B) 80186 see 1.2
- 1.1 DM-V WITH 280/8088.
 - The adapter IFSEL switches located inside, the adapter housing have to be set according to the software being used.


Normally these switches are set as shown below (default values) to $28\,$:



Should your system require a different IFSEL then the switches may be set as shown in the following table:


1FSEL	SWITCH 4 2 1 A	PORT- H ADDR.
0A	0 0 0 •	30−37H
ũ5	0 0 0 0	á8−áFH
1A	0000	70-77H
18	0000	78-7FH
2A	ତ ବ ଠ ତ	30-37H
28	ο • ο ο	38-3FH
3A	C	B0-B7H
૩ ૬	0 • • 0	es-efh
4A	• 0 0 •	C0-C7H
48	• 0 0 0	C&-CFH
DEF : O	. 140	4 ,

To change the switches open the adapter and set the switches according to the label you find inside.



IEEE-488 Adapter InterFace SELect Switch Setting.

2. When the adapter has been prepared fit into a vacant slot at the rear of the NCR DECISION MATE V (slots 2 to 6 may be used).



3. Connect the plug to the IEEE-488 compatible device. If you are using additional cables make shure, that these match the IEEE-488 standards. The same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the sa

- Check the device documentation for any strapping or switch setting (Talker / Listener Address) requirements.
- Refor to the IEEE-488 CONFIG description of your IEEE-488 Software Support Package.
- 1.2 DM-V WITH 80183.

The IFSEL switches are not activated in a DM-V /80186 environment.

The K804 has a unique ID-Number : 15H

For installation see 1.1.2 to 1.1.5.

2 SOFTWARE STRAPPING

With a CONFIGURE Routine the user will be able to configure an individual IEEE-488 system. He can assign device addresses to device numbers used in his program, and adjust the transfer mode. The whole configuration data set is stored on disk.

OPERATING SYSTEM		SOFTWARE FS NUMBER
UCSD-P CRZM CRZMS& MSDOS)	017-0005182 TED TED TED



3 OM-V 1/O BUS PIN ASSIGNMENT


The pin assignments for the 1/0 bus connector are shown in Fig. 3.1 for 280/8088 based systems and in Fig. 3.2 for 80186 based systems.

These signals match those of the 1/0 bus and are defined in the bus description of Appendix A of FS 017-0024873 Rev.C.

Fig. 3.1: DM-V I/O BUS
(1. Generation)

Fig. 3.2: DM-V I/O BUS (2. Generation)

A	PIN	С	A	PIN	C.
+ 5V	1	+5V	+51/	1	45Q
	2 3	+120	PERC/	2	+120
RESET/	3		RESET/	2	
1 011./	4	108/	1 014/	a	1087
	5			5	•
BD1	6 7 8	BDū	B01	6	800
E:0:3	7	802	SD3	7	B02
BD5	8	BD4	805	8	804
BD7	9	BD6	SD7	9	803
	1.0			10	
	1 1			1 !	; C: 3 E L
	1.2	IFSEL4/		12	15351
	13	DIRZ	AUT0/	13	0187
	10			14	
	15			15	
LORD	1.6		LGRO	18	
	1.7			1 .	
	18			18	
	19			1 🖘	
	20			20	*
	21			21	
	22			22	
	23				
	24			23 24	
BA3	25	BA2	843	25	842
EA1	28	E:Aŭ	EA1	23	640
IFSEL3/	27	IFSEL2/	IFSEL/	27	1F36
IFSEL1/	28	IFSELO/	iFSEL/	33	1586
១៩៤1	29	DEQU	0801/	23	0R00
DACKIZ	30	DACKO/	€ -1 : 45 € ()	30	C 1444
_ , , _ , ,	31	S		31	1711.
LGRD	32	Լնռը	LGRD	32	LORD






Fig. : IEEE-488 Connector

5 IEEE-488 INTERCONNECTION CABLE





Fig. : Schematic IEEE-488 IF Cable






Fig. 6.1: 1EC-325 Connector

7 TEEE-488 / TEO-825 CONVERTER

The IEEE-488 and the IEC-625 Standards define different connectors to the devices. Using the NCR IEEE-488 Adapter K804 to control the IEC-615 bus commercially available conventers are required:

- (1) IEEE-488 to IEC-625 Converter (AMPHENOL TUCHEL Type 100-2)
- (2) IEC-325 to IEEE-488 Conventer (AMPHENOL TUCHEL Type ICC-1)

FRECIMINARY / NOT RELEASED

and the transfer of the second

FUNCTIONAL SPECIFICATION APPENDIX B

C 3 2 7 3

K-804 IEEE-488 - IF

1 NSO UPD7210 INTELLIGENT GPIB INTERFACE CONTROLLER DATA SHEETS

NEC Electronics (Europe) GmbH

NEC μPD7210

INTELLIGENT GPIB INTERFACE CONTROLLER


DESCRIPTION

The uPD7210 TEC is an intelligent GP18 Interface Convolter designed to meet ell of the functional requirements for Talkers, Eisteners, and Controllers as excited by the IEEE Standard 488-1928. Connected between a processor bus and the GP18, the TEC provides high level menagement of the UP18 to unburden the processor and to simplify both hardware and unitmate design. Fully compatible with most processor architectures, Bus Direct/Receivers are the only additional components required to implement any type of GP18 interface.

FEATURES

- . All Functional Interface Capability Meeting IEEE Stancard
 - SH 1 (Source Mendenake)
 - AH I (Acceptor Handenste)
 - TS or TES (Talker or Extended Talker)
 - L3 or LE3 (Listener or Extended Listener)
 - SR1 (Service Request)
 - ALI (Remove Local)
 - PP1 or PP2 (Parallel Port | Remote or Local Configuration |
 - DC HDevko Clear)
 - DTI (Device Tragger)
 - C1-S (Controller [All Functions])
- Programmable Data Transfer Rate
- 16 MPU Accessible Registers B Read/B Write
- 2 Addies Registers
 - Detection of MTA, MLA, MSA IMy Talk/Listen/Secondary Address
- 2 Device Addresses
- EOS Message Automatic Detection
- Command (IEEE Standard 488-78) Automatic Processing and Undefined Command
 Read Copability
- DMA Capability
- Programmable Buil Transceiver I/O Specification (Works with 1.1 /Motorola/Intel)
- . 1 to 8 MHz Clock Range
- TTL Competible
- N Channel MOS
- . SV Single Power Supply
- . 40 Pin Plaste OIP
- . 8080/85/86 Compatible

PIN CONFIGURATION



40.0

μPD7210


PIN NAME 1 1/0 DESCRIPTION TIRL Transmit/Receive Control - Input/Output Control Signal for the CPIB But Transcrivers. T/A2 Transmit/Access Control - The Junction of T/AZ, T/AJ 0 are determined by the ealer of TAMI, TAMD of the address mode register. 1 CLK Clock - 11-8 MHI) Reference Clock for generating the state change prohibit times T1, T6, T7, T8 specified in IEEE Standard 488 1978 AST Rejet - Rejets 1210 to an idle state when high factive high! 5 1/A) Transmit/Receive Control - Function determined by TRM1 and TRAID of address mode register (Sco T/R2). DAG DMA Request - 7210 requests Cata transfer to the com 6 puter system, becomes low on input of DMA echnomiseday HONE DACK. , DACK DMA Acknowledge - lactive Low! Signal connects the computer system data but to the data register of the 2210 CS Chin School - l'Active Lowl Enables access to the recisier 8 selected by ASO 2 fread or write operation). 9 HO Read - (Active Low) Places contents of read register specified by ASO 7 - on DO 7 (Computer Buil_ W-A Write - (Active Low) writes Cata on DO 7 into the write 10 register specified by RSO-2. INT Interrupt Request - [Active High/Low] Becomes active cur to any 1 of 13 internal interrupt factors (unmarked) /INT active state software configurable, active high on chip reset, 12-19 | 00-7 1.0 Data Bus - 6 bit hidirectional data bus, for interface to computer system LGND 20 Grand 21-73 | RSO-2 Register Salect - There lines select one of eight read (write) registers during a read (write) operation irc 24 1/0 | Interface Clear - Control line used for clearing the interface functions. AEH 1/0 Remote Enable - Control line used to select remote or local control of the devices AIN 26 1/0 Attention - Control line which indicates whether case on DIC lines is an interface message or device dependent message 71 SRO Seconde Acquest - Control line used to request the connother for service. DIOLA 29-35 1/0 Data Input/Dulput - 8 bit bidirectional bus for transfer of menings on the G218. 030 36 Data Valid - Handshake line indicating that data on DIO lines is ealed I-HFD Ready for Data - Handshake line indicating that device is 17 L'O ready for data. Data Accepted - Hangshake line indicating completion of NDAC mestage reception EOI 29 170 | End or Identify - Control line used to indicate the end of multiple byte trensfer sequence or to execute a parallel polling in conjunction with ATN. 40 .SV DC - Technical Socializations .SV; HMOS; Vcc 500 MW; 40 Pins; TTL Compatible; 1.8 MHz.

PIN IDENTIFICATION

property of the second of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second

pPD7210

BLOCK DIAGRAIM



~

The IEEE Standard 488 describes a "Standard Digital Interface for Programmable Instrumentation" which, unce its introduction on 1975, has become the most popular means of interconnecting instruments and controllers in laboratory, automatic text and even industrial applications. Retfined over several years, the 488-1978 standard, also Anown as the General Purpose Interface Bus (GPID), is a highly exphasicated standard providing a high degree of Itlasibility to meet entually most all instrumentation requirements. The µPD7210.71C implements all of the functions that are required to interface to the GPIB, While it is beyond the ecope of this document to provide a complete explanation of the IEEE 488 Standard, a basic description follows:

The GPIB interconnects up to 15 devices over a common set of data control lines. Three types of devices are defined by the runderd: Talkers, Listeness, and Controllers, although some devices may combine functions such as Talker/Listenes or Talker/Controllers.

Date on the GP18 is transferred in a bit parallel, by a serial fashion over 8 Date 1/O lines (D101 – D108). A 3 wise handstake is used to ensure synchronization of transmission and reception. In order to permit more than one device to receive data at the same time, these control times are "Open Collector" to that the slowest device controls the data rate. A number of other control times perform a variety of functions such as device addictating, interrupt generation, acc.

The µPD7210 TLC implements all functional aspects of Talker, Listener and Controller functions ad defined by the 488-1878 Standard, and on a single chip

The µPD7210 TLC is an intelligent controller designed to provide high level protocol management of the GP18, freeing the host processor for other tasks. Control of the TLC is accomplished via 16 internal registers. Data may be transferred either under program control or via DMA wing the TLC's DMA control facilities to further reduce processor overhead. The processor interface of the TLC's general in nature and may be readily interfaced to most processor lines.

In addition to providing all control and data lines necessary for a complete GPIB implamentation, the TEC also provides a unique set of bus transcriver controls permitting the use of a variety of cifferent paraceiver configuration for maximum flexibility.

INTERNAL REGISTERS

The TEC has 16 registers, eight of which are read and 8 miles

RIGISTER HAME	00000	ADO	ALS	1140		PECIFICATION	
		•	•		4		
				**	CI		
	2	•	0	-	CI		
Deta 1= [04]		0	0	**	CI	Di7 Di6 Di5 Di4 Di3 Di3 Di3	Die
	۰	٥	•	-	CS	COT APT DET IND DEC IMP DO	Di
Immum Status 2 (2A)	c	1	0	**	a	THE TRACT TOS THEM TO TOSE THENE	ADSC
5 Pall Status (3A)	۰	1	1	WR	a	TH THE THE THE THE	31
Afterna Sumue (4R)	,	٥	0	-	a	CIC TIN SME THE THE LA TA	M , W A
Commerca Two 1541		0	1	-	CS	ומון מין ניסן מיסן מיסן מיסן מיסן	C/10
A001-0 641	- 3	1	٥	-	CS	X D10 DL0 ACSO ACSO AD30 AD30	ADIG
Andrew 1 (14)	- 1	3	•	WR	a	[10: DT1 DL1 AD41 AD31 AD31	A01
eru Ow IOwi	٠	•	٥	m	CS	[10] 101 103 103 103 105 105 1	400
	٥	•	10	-	CI	COT ANT DET END CEC LEAR DO I	. CH
(r torrest steet 2 [2m]	0	1	0	WR	a	O TENOT DUAD DUAT CO LOCC MENC	ADSC
Ser. at P per March [344]	٥	1	1	**	CL	S4 11+ 54 55 54 53 57	11
And woos []	•	٥	0	-	a	[ma] on TAUT TAME 6 1 6 TAGET	ALL
Austine 1844 (844)	1	•	•	-	C3	[CHT] [CHT] [CHT] [COM] [COM] [COM]	100
A00 0/1 (Pm)	1	1	0	-	a	CART OF TOUTER AND THE CAR	101
(nd of Serve 17ml	1	1	1	-	a	TE TES 160 164 165 167 167 1	ECO

INTRODUCTION

GENERAL

The second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of th

DATA REGISTERS

The data registers are used for data and command tramfers between the CPIB and the microcompular syllem.

Holds data went from the GPIB to the computer

Holds information written into it for transfer to the CPIB

INTERRUPT REGISTERS

The interrupt registers are composed of interrupt status bits, interrupt mask bits, and some other noninterrupt related status bits.

96 AD

INTERAUPT INIT TUTATE TAURANTE

[0] 00 APT DET 110 OCC TAR DO DI INT SHOT LOK HEM CO LOKE HEME LADSC

. PRITC

INTERRUPT MASE I Jini **************

[CP1 140) | D(1 | (KU | O(C | 184 | CO | O)

O SHOT DWAD DWAT CO LOKE ALME ADSC MASE 2 17W1 There are thirteen factors which can generate an interrupt from the pPD7210, each

The interrupt status bits are always set so one if the interrupt condition is met. The interrupt mask biss decide whether the HeT bit and the interrupt on will be ective for that condition.

Internal States Bits

nic deem boat fid sulate neo risht des

114 T	GR of All Unmasked Interrupt Status Bis
CPT	Command Pass Through
APT	Address Pass Through
DET	Drice Trigger
END	End LEND or EOS Message Recovered
DeC	Device Ciesi
EAA	(1101
00	Data Out
DI	Date In
SHOI	Senice Mequest Input
LOKE	Lock out Change
AENC	Remote Change
YDSC	Addiese Status Change
CO	Command Output

Han Internal Steward not

LOK	Lockout
AEM	Remote/Local
DMAO	Enable/Diuble DMA Out
DMAI	Enable/Daable DMA In

SERIAL POLL REGISTERS

The Serial Poll Mode register holds the STB (status byte: SB, SG-S11 and over the CPIB and the local message fix frequest service). The Serial Poll Mode register may be read through the Serial Poll Status register. The PEND is not by fix - 1, and cleared by NPRS - TX - 1 INPRS - Negative Poll Response State).

ADDRESS MODE/STATUS REGISTERS

ADDRESS STATUS (AR) | CIC ATR SMS (FAS TPAS LA TA MANA
ADDRESS MODE (4WI | 100 TANT | 1700 0 0 ADM | ADM

The Address Mode register sclects the address mode of the device and also sets the mode for T/R3 and T/R2 the transceiver control lines.

The TtC is able to euromatically detect two types of addresses which are held in address registers D and 1. The addressing modes are outlined below:

ADDRESS MODES

104	ton	AD-41	A D440	400A € 23	ADDRESS (0)	CONTENTE OF ADORESS (1) REGISTER
,	٥	٥	0	Tais only	Addres Identific	ation feat hindmany
0	,	0	0	Litter only	- ***	U:=d
0	0	٥	•	Address made 1	Major talk acdress or Major histori address	Minor tell moderns or Minor litten address
0	0	1	0	Acres more 2	from or belong	Secondary somm
0	a	•	1	Accress mode)	Francy address Image feth or major fetent	Frimate address Immos talle or minor listen

Notes: A1 - Either MTA or MLA reception is indicated by rolincidence of either address with the

- A3 Address register 0 primere, Appress register 1 secondary, Interface function TC or LC
- A3 = CPU muji read secondary andress are Command flew Through Register, TE or LC Command.

TO UT OUT ON THE BY MEN H

μPD7210

ADDRESS STATUS BITS

ATN	Data Transfer Cycle Identica In CSBSI
LPAS	Liberrar Primary Addressed State
TPAS	Talker Primary Addressed State
CIC	Controller Active
LA	Listener Addressed
TA	Talker Addressed
MUMA	Sets minor T/L address fleses + Major T/L address
SPMS	Serlal Poli Mode State

ADDRESS REGISTERS

ADDACES O IGAI	1010 DIO DIO DIO DIO DIO NO
ADDRESS 1 [76]	TO TOTT DUTTES TIABLED TO THE TOTAL
ADDA(33 0/1 (6W)	THE DE LOS ACT AND AND AND

Address settings are made by writing into the address 0/1 register. The function at each bit is described below.

ADDRESS D/I REGISTER BIT SELECTIONS

ARS - Selects which address register 0 or 1

DT - Permits or Prohibits address to be detected as Talk
DL - Permits or Prohibits address to be detected as Listen

ADS - AD1 - Device address value

EOI - Holds the value of EOI line when data is received

COMMAND PASS THROUGH REGISTER

COMMAND PASS UT OTE COTS COTS COTS COTS COTS THROUGH ISRL

The CPT register is used such that the CPU may read the DIO lines in the cases of undefined command, secondary address, or parallel poli response.

END OF STRING REGISTER

(NO 0# [EC] 100 [CS] [CS] [CS] [CS] [CS] [CS] STAING 12WI

This register holds either a 7 or 8 bit EOS message byte used in the GPIB system to deject the end of a data block, Aux Mode Register A controls the specific use of this regimer.

AUXILIARY MODE REGISTER

AUXILIARY

[CNT3 | CNT1 | CNT3 | COM4 | COM3 | COM3 | COM1 | COM2

This is a multipurpose register, A series to this register generates one of the following operations according to the values of the CNT bill.

	CHT		COM					334
,	١	0	۰	_ ,	_,	•	0	OPERATION
۰	0	0	C4	۲,	_ c³	c,	c _o	from an qualifiery convirted specified by Cq. to Cq.
o	 o	,	0	۲,	·,	F 1	fa	The reference clock frequency is specified and Tq, Tq, Tq, Tq are determined as a result.
0	1	,	U	S	' ;	′2	*1	Makes write operation to the perallipolisespiter,
1	0	0	~	4,	^3	Aı	40	Makes write operation to the eve. [A] repries
1	٥	1	14	0,	0,2	•1	•0	Mukin multic operation to the eye. (8)
,	•	•	•	٥	0	£1	10	Makes write operation to the east (C) register.

AUXILIARY COMMANOS 0 0 0 C4 C3 C2 C1 C0

COM			
43210			
00000	iepon	-	Immediate Execute pon — Generate local pon Minuspe
00010	CILL	-	Chip Rout - Same as Esternal Reset
00011	1110	_	Release RFD
00100	trig	_	Tripper
00101	пI	-	Return to Local Message Generation
00110	Sec.	_	Sand EOI Meruga
00111	Divn	-	Non Valid IOSA reception) - Release CAC Holdon
01111	-14	-	Volid (MSA reception, CPT, DEC, DET) — Release DAC Holdott
0X001	1001	_	Sat/Reset Parallel Poll Flog
10000	CII	_	Go To Standby
10001	LC o	_	Take Control Asynchronously
10010	101	_	Take Control Synchronously
11010	1610	-	Take Control Synchronously on End
10011	lto	_	Listen
11011	line	-	Litten with Continuous Made
11100	lun	_	Local Unlisten
11101	100	_	Execute Parallel Poll
12110	ti fe	-	SeVRemt IFC
12111	1780	-	Set'Reset REN
10100	ליב	-	Disable System Control

INTERNAL COUNTER 0010F3F2F1F0

The internal counter generates the state change prohibit times (T₁, T₆, T₇, T₉) specified in the IEEE std 488-1978 with reference to the clock frequency.

AUXILIARY A REGISTER 1 0 0 44 AJ AZ AL AO

Of the 5 bits that may be specified as part of its access word, two bits control the GP18 date receiving modes of the 7210 and 2 bits control how the EOS message Is used.

R

Aı	1_40_	DATA RECEIVING MODE
0	0	Normal Handshake Mode
0	1	RFD Holdaff on all Date Mode
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	RFD Holdoll on End Mode
	1	Continuous Mode

NAME			FUNCTION
	0	Prohibit	Permits (mohibits) the setting of the END bit
A2	1	Permit	by reception of the EOS mercego.
	0	Prohibit	Permits forohibital automatic transmission of
A)	1	Permit	END message simultaneously with the stans- mission of EOS message TACS.
	o	7 bit EOS	Makes the 8 bits /7 hits of EOS register the
A	1	B bit EOS	valid EOS message.

AUXILIARY 8 REGISTER 1 0 1 84 83 02 81 80

The Ausiliary 8 Register is much tike the A Register in that it controls the special operating features of the Garke

BIT			FUNCTION				
•	1	Permit	Permits (orchibits) the ditection of undefined command. In other words, is permits (pro-				
60	0	Prohibit	hibits) the writing of the CPT bis on reception of an undefined command				
	,	Permit	Permits (prohibite) the trentmission of the				
θţ	0 Prohibit		END mussage when in serial coll active its ISPAS).				
9.5	1	T ₁ (high speed)	Ty thigh speech as Ty of handshake after transmission of 2nd byte following data				
07	0 Ti	Ty low=[reed]	transmission.				
83	1	INT	Specifies the active level of ItiT pin				
- ,	0	INT					
84	,	111 - SAQS	SROS indicates the value of 1st level local message (she value of the parellel poll flag is ignored) SROS = 1 1st = 1 SROS = 0 3st = 0				
	0	111 - Parallel Poll Flag	The value of the parallel post flag is taken as the 1st local message.				




AUXILIARY E REGISTER 110000 E E


This register controls the Date Acceptance Modes of the TLC.

817	FUNCTION		
EO	1	Enable	DAC Holdott by Initiation of DCAS
	0	Dinole	
£1	1	Enable	DAC Holdatt by initiation of DTAS
	0	Duable	

Physical Paul Registrat • 0 1 1 U S Pg Pg P

The Parallel Pall Register delines the parallel poli response of the uPD7210.






1

1 1


21 17 AS



MINIMUM 8085 SYSTEM WITH µPD7210 (CONT.)

Last Bridge of the Comment

Note: In this example, high-speed data transfer cannot be made since the bus transceiver is of the open collector type (Set 82 + 0).



Note: In the case of low-speed data transfer (82 = 0), the T/R3 pin can be used as a TRIG cultion. The PE input of SN75160 should be deemed to "0." Using this conction, pass-control operation cannot be used,

FARAM 118	FV-=01	TLIT COMOIT IOM	ma1 ==0.0	Lesin
Supply Value	να		-00 2-10	1
read Young		3.4237	-04-110	
0. w You	74		-0110	7 5
Ownery Learning	1		0 > + PO	.6
long !	1.5		46 5 + 126	1 %

DC CHARACTERISTICS 10-45-10'C, VCC -44' 1 14

	T	1444 (0)=241 (0)=6			Telephone Telephone	
*********	LA PROOF	WW dash oc		400	-	_"
Input Lee Vallage	1416		-40		~0.4	
Property Vancage	١١١٩		-10		*C 40	•
1-1-0	VOL.	W - Jan Ima - I MI Fal			~4	٧
	VO-1	tour 400ml, town 141	-74			~
		10m + - 420.4	+14	1		
	₹0 ?	104 10A	119			V
	·m.	110 . 00 . ACC	-10		*10	-A
مساسد د-۱	101	1000 . 0 014 . 455	-10	1	*10	-4
Frieds Corrent	VC.		T	i	-160	

CAPACITANCE

		1457 (2000)1-0-4		Leville		
PA = April 164	*******		being	TVP	BLAZE	1
trout Expectance	Gov	1-16-,			18	1 41
Cortos Carectora	6017	As Ping (size) for United		1	15	1 20
in Coperations	Euro	111111111111111111111111111111111111111		1 2	10	1 4

AC CHARACTERISTICS 14-05 1000, VCC-0V 1 165

f.8.44118	Inwa!	TUT CONDITIONS	1	1		
72824111	1 - 10-20	10124311243	W 144	170 WAR	-	
440 m 2 24 m 47	140	*110	43	1 1		
	1 111	C			1	
40000 hau 1 60	184		0	ĺ.	,	
(1	100		110			
0-0 0 0	140 1			710	-	
Dru Dain non Bil	700		1	1122		
Output Hart David Home 15 1	101		0	1 13	-	
4) ****** 1~*	98 V .:		PA		1 74	

Acces land to TR	u- 1		T -,
400-pm #000 fram 63	104		1-
A week	1	1100	1 4
0.0 1000 -	100	150	1 ~
316 400 100 63	→	0	
all Ageory long	100	250	1 -


المسادة والمار والمارو	144.40	 ; 130	
C-0-0-1 Outl?	40 1	1 200	~


KA04 .--- .-- ..

1. - 0 ~ + 10°C, VCC - 10 + 10%

/AAA49119	mea	167 00407 1044				
72.223,1(4		10.000100	-	100	-	(S) TY
त्या - ध्राप्	400	PPLS - PPAS, AIR - 14-	77.7		740	-
(6 1-1A1)	160111	773 - PAS A10 - 114			133	_
(G1-1/1)	40113	FFAL - PFEL, ATH - Fore			700	~
2791-10221	4140	AUG - ANNE LIDE			·	14
ATRI-IMII	W171	14/3 + 1/41 - 1/401, 0/01			1.4	-
MI-IPI	417)	140 - 144 - 1401,001			700	_
644 - OMARIO 1	40 VRO	ACAS - ACOS, LACE			900	~
1-MAPO	D.V-01	ACA1 - ACO1			340	Pet
1201-1201	DV401	ACAI - ACDI - ARMI		1	030	-
DAVI- FOR	Øv=01	APPES - ABBL			340	~
5241-mars 1	40 000 0	A 4 - A - A C 40			200	~
49 1 - CELLO 1	4.4	Arts - ACM LACS, Ding second			400	
-Dat 1 - Dunato 1	-D=0	FIN - F-M - KAD, TAD			400	*
الماء المنا	₩00٧	1141 - 1003 - 1001	-		17:0	-
A1-A3	₩01	154 - 1071 10 14			320	778
1 648 - 1 81A	D-	1072 - 1145 F, - 1~		1	מאר	P4
31-6701	~~	10 mg - 10 mg - 17 mg 10 mg - 10 mg - 10 mg 11 mg - 10 mg - 11 page - 10 mg			-0.MC	*
AK No Wide	7010		-			

AC CHARACTERISTICS





NEC cannot assume any responsibility for any circum shown or represent that they are free from patent intringement, NEC reserves the right to make changes any time without notice in order to improve design and supply the best product possible.

O-c. 1981

Preliminary Specification

NCR DECISION MATE V DIAGNOSTICS

1.0 GENERAL: -------

Level 0 and Level 1 Diagnostics for Decision Mate V

- ■el 0: -integrated on Main Board
 - -checking of basic microprocessor and controllers functions
 - -error messages on LED row on the back rear -executed after Power On or Reset
- Level 1: -plugable box connected to system bus
 - -Power Supply function controlled
 - -tests selectable by switches or keyboard inputs
 - -Level 1 ROM resitend on the box
 - -error messages on CRT or two 7-segment displays

1.1 Usage Intention

Installed and used by field enginering and by customer Easy understandable error messages st of modules and boards down to the lowest replaceable part

To perform the diagnostic, the module will be inserted in slot 7 on the rear of the cabinet.

2.0 LEVEL O Diagnostics

president to a distribution to equity the

Started after each power on or reset with a general test of all components:

- Processor
- ROM check
- RAM test
- Reyboard
- GDC Controller
- DMA Controller
- Flex Disk Controller

2.1 Description of Level O Tests

Level O Diagnostics

- 1. Processor Test
- 2. Firmware Sum Check Test
- 3. Memory Test
 Write/Read test of RAM locations 0000H FFFFH with pattern
 55/AA.
- 4.Keyboard Processor (8041) Test
 Self test of processor and checking of possible country code of keyboard.
- 5. CRT Controller Test
- 6. DMA Controller (8237) Test Urite/Read test of registers is performed.
- 7. Flex Disk Controller (8272) Test
 Read Main Status of flex Disk Controller and if status is no 80H test failed

2.2 Level O Error Codes

It an error is detected the program stops and the LED row on the rear side shows the error status:

"x" indicates a burning LED

LED number:	В	7	6	5	4	3	2	1	
	x	x	x	x	x	x 🌂	X	x	Processor
	×							x	ROM Sum Check Error
	x						x		CRT Controller
	x					x			Flex Disk Controller
	x				X				not used
	'X			x					Keyboard Error
45	x		x						DMA Controller Error
	x	x							Memory Error

- 120 - 1

3.(LEVEL 1 Diagnostics:

3.1 Hardware Scope

- 8 k ROM

- 2 k RAM
- Timer
- port for switches and 7 segment display

and the many thanks the property of

- Memory select logic
- LEDs for display of cunning
- reset switch

3.1.1 Running LED's

- Voltage indicator

5 Volts over under and correct voltage 12 Volts over under and correct voltage

- MEMR/ Memory Read indicator when it is "on" something going on
- PCLK Processor Clock when it is "on" the processor clock runs
 - it is no indication of right clock frequ
- HOLDA Holdacknowledge indicator when it is "on" the processor is not in HOLD, it can work
- All these green LED's must burn when the board is running.

3.1.2. Memory Select Logic:

As the entire 64k Memory is occupied by the user Ram, a select logic must share areas which are also used by the diagnostic firmware

Switch logic of shared memory with two port lines: PC 1 $\,$ PC 0

0	0	disable diag ROM	disable diag RAM
0	1	enable diag ROM	disable diag RAM
1	0	disable diag ROM	enable diag RAM
1	1	enable diag ROM	enable díag RAM

3.1.3 ROM/RAM

8k ROM 2 * 2732 2k RAM 1 * 6116

3.1.4. Timer (8253)

For interrupts (running into an endless loop) Measuring of timing

ورواني والتناب والزرار والمتاب المتأول ويها تتنيشهم والمحارج والمحارة المتابع

3.1.5.Ports Using (8255)

8 test selection switches 3 segment displays amory select logic

	4 1		
FFFF		¥FFF	
		F3FF DiayStuck F400-	RAM User Diagn. RAM
7000	Top Stack	1000	
	Usev CAH		User Ran
a		,	
	User		User RAH
6	RAM	7640	Diagn. User Firmward RAM
AFFF	Boot Willer Loader RAN	2000 4fff	Boot User Londer RAM
0000	Firmund Firmund	0000	Firmware, ICAM Level & Firmware
- Hew	nory Shaving?		Memory Sharing Diagnostic DMV


4

.....

3.2. Functions of Diagnostic Box

Requirement for a sucessful test start:
No fault in the Processor and Address-Data bus

3.2.1.1. Function and test switch select



3.2.1.2. Switch Setting of Select 1 to Select 4

	Test # in	S	e l	ect	S۳	itch	Test Name
Ma	sintenance Mode		4	3	2	1	
	-		Ú	Ú	0	O	Self Configuration Test
	1		Û	Ú	0	1	DMA Controller Test
	2		O	()	1	0	CRT Controller Test
	3	(O	()	1	1	Disk Controller Test
	4		()	1	Ú	Ú	Keyboard Controller Test
	5	.00	()	1	Ú	1	CRT Test
2	6	*00	O	1	1	O	Disk Drive A Test
334	7		()	1	1	1	Disk Drive E Test
	ધ		1	O	()	Ú	Keyboard Test
	9		1	O	Ú	1	Memory Test
	A		1	O	1	O	Main Board Test
	В		1	0	1	1	Disk Drive Alignment
	С		1	1	0	0	not used
	D		1	1	0	1	not used
	E		1	1	1	Ú	not used
	F		1	1	1	1	not used

- ON/OFF Switch

OFF - diagnostic box not activ

ON - run diagnostic

- Continous Run

- OFF selected diagnostic test passes only one time then stops and displays the error code or 99 for no errors
- ON the test is running as long as this switch is on or an error is detected

Switch is only activ if Maintenance is OFF

- Detail Message

- OFF the shown error code on the 7 segment display is only a general error code, pointing to a failed module
- ON detailed error code will enable an educated user to isolate the trouble to the lowest field replaceable part

Switch is only activ if Maintenance is OFF.

- Maintenance Switch

- OFF test are selected by switches error messages shown on 7 segment displays only the selected test displayed on CRT
- ON a test menue is shown on CRT, and the tests are selectable by keyboard error messages on CRT the 7 segment display shows 00.

Select switches 1..4

these switches select the specified module test in Maintenance $O\ell\ell$ they are binary coded

4.0 Description of Level 1 Tests

After entering Level 1 diagnostic a Sum Check of Diagnostic ROM's is done.

O. Self Configuration Test

The Self Configuration Test execution enclose several tests:

- Main Board Test
- Keyboard Processor Test
- CRT Test

In a later version it shall also test the entire system configuration with connected interfaces, RAM extensions or 16-Bit extension.

- DMA Controller Test
 A register Read/Write test with different bit pattern is performed and
 if the bit pattern does not match, an error code is displayed.
- 2. CRT Controller Test
 Urite/Read of the Graphic RAM with pattern 55/AA,AA/55,00/FF and FF/00.
 The pattern is displayed on the screen.
- Disk Controller Test
 An invalid command is sent to the Disk Controller and the status register is checked.
- 4. Keyboard Controller Test
 A self check command is send to the keyboard controller on the main board and the return status is checked for error.
- 5. CRT Test

Display some pictures on the screen

- Cursor Movement draws a square on the screen
- Full screen display with character "E"
- Full screen display with the whole character set (00-7F Hex).
 each picture is seperated by a key input
- 6. Disk Drive A Test

To check the drive a scratch disk must be inserted.

- Restore function (position to track #0)
- Format track (last track #27 Hex is formatted)
- Seek function (seek track #27 flex)
- Write data to disk (track #27 Hex is written)
- Read data from disk and compare (read track #27 Hex)
- Disk Drive B Test
 The same as for Drive A.

- 8. Keyboard Test Performs first the Keyboard Controller Test (Test #4) Next the language code is read and displayed. In the Maintenance On Mode you can additionally test each key typed in, which is displayed on the CRT (including sound of tone).
- 9. Memory Test The Memory is checked with 55/AA,AA/55,00/FF and FF/00. Directly folowing a Memory Address Decode Test is performed. The memory address is written into the addressed memory location. Processor is set into HALT to wait for automatic refresh from dynamic RAM controller. Afer one second, all memory locations are read and verified with the written values.
- A. Main Board Test
 It runs the entire set of component tests on the Main Board
 Run Level O Diagnostic
 Main Board LED Test
 Several Tests described before
 DMA Controller
 CRT controller
 Disk Controller
 Keyboard Controller
 Memory Test
- E. Disk Alignment
 After a Restore on the selected Drive, a continuous Read of Track 16 is performed. Stop the test by entering any key on the keyboard. A special alignment Disk is necessary for this test.

5.0 Error Codes and Error Messages

5.1. Error codes

10 - Main Board

- 11 Level O Diagnostic Error
- 12 DMA Controller Error
- 13 Disk Controller Error
- 14 Keyboard Controller Error
- 15 CRT Controller Error (GDC Graphic Display Controller)
- 20 Memory Address Error
- 21 Memory Bit 1 Error
- t o
- 28 Memory Bit 8 Error

🛂 0 - Disk Drive Error

- 31 Recalibrate Error
- 32 Disk Format Error
- 33 Read ID Error
- 34 Write Data Error
- 35 Read Data Error
- 36 Urite/Read Data Compare Error

50 - Keyboard Error

- 51 Keyboard not connected
- 52 Keyboard Processor Error
- 90 Diagnostic Box Sum Check Error
- Test passed OK Processor stops

5.2. Error Messages on CRT Screen

In the Maintenance On Mode all error messages and codes are displayed on the screen. This is a listing and short description of these messages.

O. General Messages

Level O failed

ERROR CODE = 11 LEVEL 0 DIAGNOSTICS ERROR STATUS = x x x x x x x x

x = 0 or 1 bit pattern of Level 0 LED's (see 2.2.)

Level 1 ROM check error

ERROR CODE = 90 ROM SUM CHECK = xx

xx = Another Sumcheck than 00 is a error

1. DMA Controller Test

ERROR CODE = 12

DMA CONTROLLER ERROR ON CHANNEL n

PORT EXP OBS

ADDR VALUE

ii xx xx

n = 0..3 ii = Portaddress 20...27 xx = Data

2. CRT Controller Test

ERROR CODE = 18
GDC RAM URITE/READ ERRROR
Graph.RAM ADDR. = iiii
EXP.VALUE = xx
OBS.VALUE = xx

iiii = Graphic RAM address 0...3840 Hex
xx = Data

3. Disk Controller Test

ERROR CODE = 13 FLEX DISK CONTROLLER ERROR STATUS 0 = xx

xx = Another Status O than 80H are errors

4. Keyboard Controller Test

ERROR CODE = 14
KEYBORD CONTROLLER ERROR
SELFCHECK STATUS = xx

xx = Another status than 55H is an error

5. CRT Test This phase has no messages. You see only the drawn pictures.

6. Disk Drive A Test 1. Recalibrate Test

ERROR CODE = 31
RECALIBRATE ERROR
STATUS 0 = aa
PRESENT CYL.(HEX) = nn

aa = na = Present Track

2. format Error

ERROR CODE = 32
FORMAT ERROR
DISK STATUS VALUES
STO ST1 ST2 C H R N
xx xx xx xx xx xx xx

STO = Status Register 0 STI = Status Register 1 ST2 = Status Register 2

C = Current selected track number 0-27 Hex

= Head number 0 or 1

Sector number which is read or written
 Number of data byte written on a sector

3.Read ID Error

ERROR CODE = 33
READ ID ERROR
DISK STATUS VALUES:
STO ST1 ST2 C H R N
xx xx xx xx xx xx xx

ERROR CODE = 34

URITE ERROR

DISK STATUS VALUES:

STO ST1 ST2 C H R N

xx xx xx xx xx xx xx xx

and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o

5.Read Data and Compare Error

ERROR CODE = 35
READ ERROR
DISK STATUS VALUES:
STO ST1 ST2 C H R N
xx xx xx xx xx xx xx xx

ERROR CODE = 36
READ DATA COMPARE ERROR

Disk Drive B Test

The error messages are the same as for drive A.

8. Keyboard Test

At this time can also appear an error from Keyboard Controller

ERROR CODE = 51
KEYBOARD NOT CONNECTED

ERROR CODE = 52
KEYBOARD PROCESSOR ERROR

Memory Test

ERROR CODE = 20
MEMORY ADDRESS ERROR
EXP. ADDR. = iiii
OBS. ADDR. = iiii

ERROR CODE = aa

MEMORY ERROR ON BIT n

ADDR. EXP/OBS VALUE
iiii xx xx

aa = 21...28 corresponds with the error bit position n = Bit position 1..8

iiii = RAM Address (rom 0) to FFFFH

xx = Data

8. Main Board Test

In this phase can appear all messages from


- Level 0
- Memory
- DMA controller
- Disk Controller
- Keyboard
- GDC RAM Test

additionally a Lamp Test of the level 0 LED's is performed

- all Lamps on
- all Lamps off
- each Lamp seperately on between these phases is always 0,5 second delay

9. Disk Alignment Test


No Error Message is displayed.



13.10.82. EU

>


F)




CONTROLLER BOARD.

L	CONTROLLER BO	MKU.
1 Kon 16 Krybit	Aig C20 C22 GDC Kyb. Jacon fase	Kryb. Corr.
	10 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1	7
C	C 15	5 6
		h .
١	E 8 [1/0] CCS dec.	2. 3
	Q1 20 Mhz C4 C4 C4 G1. G1. G1. G2. G2. G2. G2. G2. G2. G2. G3. G3. G3. G3. G3. G4. G4. G6. G6. G6. G6. G6. G6. G6. G6. G6. G6	
	Flex disk P.S	7


A -




(:



7 72





112

DM5 KEYBOARD

DHS C-3273

Serial interface polling technique:
The KB-IF within C-3273 sends every 8 ms an active low signal on data line with 25 µs duration. If KB has a datacode in its FIFO it will send back 8 bit KB data code LSB first . MSB last.

Each bit cycle has 200 µs duration.

A "0" data bit holds dataline for 25 µs active low,

A "1" data bit holds dataline for 100 µs active low.

Remaining time of bit cycle time the line is pulled up.


Send procedure starts with 300 µs delay after polling cycle.

Receiving a 2nd polling cycle within this delay time means that the host processor requests from KB the KB-status and language code strapping info.

The KB-FIFO is not matched with this action.

Switch I Language Code Setting


Country	ll e x	S1/1	S1/2	s1/3
US-Eng. 11sh	0	of f	of f	of f
UK-English	t	on	off	off
French	2	of f	on	of f
Cerman	3	on	on	of f
Swedish/finnlsh	4	off	of f	o n
Danish/Norwegian	5	on	off	on
Spanish	6	of f	o n	o n
ltalian	7	o n	on	on



Keyboard is continuously polled


No Key is depressed

(2)




"Q"- Key (ASCII = 51 H)


is depressed



After Power-On Reset, a double poll pulse is sent out to the Keyboard to ask it for status and Country Code



BLOCK DIAGRAM OF THE GDC 7220:



· 1 *4

HARDWARE FEATURES OF THE GDC 7220:

- INTERFACE: * 8 BIT DATA, VERY_SIMPLE STRUCTURE ?
 - ONLY TWO ADDRESSES NECESSARY FOR PROGRAMMING
 - COMMAND PROCESSOR
 - DMA-MODE
- CRT CONTROLLER:
- " MEMORY TIMING LOGIC FOR DRAMS
- VIDEO SYNC GENERATOR
- CURSOR MOVING, BLINKING
- " LIGHT PEN REGISTER
- SCROLLING
- GRAPHIC CONTROLLER:
- HIGH SPEED DRAWING PROCESSOR
 FOR CALCULATION OF PIXEL
 ADDRESSES/DATA DURING DRAWING
 PROGRESS
- * ZOOMING/PANNING LOGIC

GRAPHIC CAPABILITIES

OPERATION MODES:

GRAPHIC

CHARACTER MODE

MIXED

- READ/WRITE MODIFICATION OF DISPLAY MEMORY IN 1.6. USEC.

ZERO

SET

REPLACE

COMPLEMENT

- FIGURE DRAWING:

LINES HORIZONTAL AND VERTICAL

VECTORS

RECTANGLES

ARCUS/CIRCLES

GRAPHIC CHARACTER SYMBOLS

LINE PATTERN OR AREA PATTERN PRO-

GRAMMABLE

SLANTED FIGURES (+ N.45°)

BEDIENUNGSANLEITUNG

)

HCR DECISION MATE V

RCHIZRITUER (K803-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

Doc:017-0033071

BEDIENUNGSANLEITUNG

ECHIZEITUHR (K803-V001)

INHALTSVERZEICHBIS

Teil I INSTALLATION	
	L-Nummer
	Bereitschaftsbetrieb 4
Stromversorgung	
Teil 2	
SOFTWARE	
Einleitung	
Formatumwandlung	
Adressierung von Reg	istern
	ister 10
	egister
=	ter 12
	nterrupts 12
	eitschaftsbetrieb
	it

ALLGEMEINE HINWEISE

ACRIUNG: Diese Leistungserveiterung enthält CMOS Bauelemente. Bitte berücksichtigen Sie die üblichen Vorsichtsmaßnahmen für die Behandlung solcher Bausteine:

- * Vermeiden Sie die Berührung der Kontaktleiste.
- * Stellen Sie sicher, daß Ibr NCR DECISION MATS V ausgeschaltet ist, bevor der Adapter eingesetzt oder entfernt wird.
- * Falls Sie das Gehäuse öffnen (siehe unten), sollten Sie die Bauelemente oder die Lötseite der Platine nicht berühren.

Dieser Adapter verwendet (vie alle anderen) eine IPSEL-Nummer (InterFace SBLect), um mit dem NCR DECISION MATE V Daten auszutauschen. Insgesamt stehen 10 IFSEL-Nummern zur Verfügung, denen viederum jeveils acht E/A Ports zugeordnet sind. Die Software zur Echtzeituhr, die unter dem Betriebssystem p-UCSD zur Verfügung steht, verwendet die IFSEL-Nummer 4B (Ports C8 bis CF) als Standardvoreinstellung. Zum Zeitpunkt der Auslieferung sind die Wahlschalter des Adapters auf diesen Wert eingestellt. Falls Sie diesen voreingestellten Wert verwenden möchten, können Sie den Adapter – ohne veitere Vorbereitungen – in einen der Steckplätze 2 bis 6 Ihres NCR DECISION MATE V einstecken (Siehe Abb. 1.1).




Abbildung 1.1 Anbringung des Adapters

Lesen Sie in diesem Fall bitte den zweiten Teil (Software) dieser Dokumentation.

Falls Sie die eingestellte IFSEL-Nummer verändern möchten, sollten Sie folgendermaßen vorgehen:

EINSTELLUNG DER IFSEL-NUMMER

- 1. Entfernen Sie den Drahtbügel und die vier Kreuzschlitzschrauben, ohne die Gehäusehälften zu trennen.
- 2. Drehen Sie den Adapter um (Schraublöcher nach unten) und legen Sie ihn auf eine flache Unterlage. Heben Sie die obere Gehäusehälfte ab, so daß Sie die Bestückungsseite (nicht die Lötseite) der Platine vor sich sehen. Außer den üblichen Vorsichtsmaßnahmen bei der Behandlung von CHOS-Bauelementen sollten Sie beachten, daß der Adapter einen kleinen Akkumulator enthält, um die Uhr mit Strom zu versorgen. Vermeiden Sie daher die Berührung der Platine oder von einzelnen Elementen mit leitfähigen Werkzeugen.
- 3. Bringen Sie die IFSEL-Wahlschalter (Abb. 1.2) in die gewünschte Stellung. Die Tabelle (Abb. 1.3) zeigt die möglichen Schaltereinstellungen. Um den Adapter in die selbe Lage zu bringen wie die Abbildungen in diesem Text, sollten Sie ihn so drehen, daß der Steckkontakt von Ihnen wegzeigt. Der Akkumulator auf der Platine ist Ihnen dann zugewandt. Der Schalter auf der linken Seite ist der Schalter Nummer 4, der Schalter auf der rechten Seite ist der Schalter B. Falls abweichende Beschriftungen auf dem Schalterblock vorhanden sind, sollten Sie diese nicht beachten. Ein Punkt (*) in der Abbildung 1.3 zeigt, daß der betreffende Schalter an der Seite der Steckerleiste niedergedrückt werden muß (sollte Ihr Adapter mit Schiebeschalter ausgestattet sein, müssen Sie den Schalter in Richtung auf den Steckkontakt schieben). Ein Kreis zeigt, daß der Schalter an der dem Akkumulator zugewandten Seite niedergedrückt bzw. in diese Stellung geschoben werden muß. Die Abbildung 1.4 zeigt die Schalterstellung für die IFSEL-Nummer 4B.
- 4. Bauen Sie den Adapter wieder zusammen und setzen Sie ihn in eine der Steckfassungen 2 bis 6 Ihres (ausgeschalteten) NCR DECISION MATE V ein (Siehe Abb. 1.1).




Abbildung 1.2 IFSEL-Schalter

IFSEL	SCHALTER	PORT-ADRESSE						
	4 2 1 B	HEX	DEZ					
0A	0000	60H - 67H	96 - 103					
OS	000•	68H - 6FH	104 - 111					
1A	0 0 • 0	70H - 77H	112 - 119					
1 B	0 0 • •	78H - 7FH	120 - 127					
2A	0 • 0 0	30H - 37H	48 - 55					
2B	0 • 0 •	38H - 3FH	56 - 63					
3A	0 • • 0	BOH - B7H	176 - 183					
3 B	0 • • •	BSH - BFH	184 - 191					
4A	• 0 0 0	COH - C7H	192 - 199					
4B	• 0 0 •	С8н - СFн	200 - 207					

Abbildung 1.3 Mögliche IFSEL-Einstellungen




Abbildung 1.4 Beispiel: IFSEL-Nummer 4B

INTERRUPT-SIGNAL IM BEREITSCHAFTSBETRIEB

Die Echtzeituhr läuft auch nach dem Ausschalten Ihres Computers oder nach der Entfernung aus dem Computer veiter. Es besteht die Höglichkeit, die Echtzeituhr auf das Setzen eines Interrupt-Signals in diesem Bereitschaftsbetrieb zu programmieren. Das Interrupt-Signal wird in dem Augenblick erzeugt, in dem die Werte der laufenden Zeitzähler den vorab gespeicherten Werten entsprechen. Dieses Interrupt-Signal wird jedoch nur einmal gesetzt und verbleibt bis zu einer Rücksetzung in diesem Zustand.

Das Interrupt-Signal kann an zwei Kontakten (P2) auf der Platine abgegriffen werden (Siehe Abbildung 1.5):

Anschluß 1: INTERRUPT-SIGNAL (gesetzt=LOW)

Apschlu8 2: MASSE




Abbildung 1.5 2-Pol Stiftleiste P2

Diese Stiftleiste ist nach Öffnung des Adapters (Siehe Beschreibung auf Seite 2) zugänglich. Den Anschlußdraht können Sie nach Entfernung des Blindstopfens durch die Gehäuse-öffnung hersusführen.

Der Ausgang kann z.B. zum Einschalten eines Gerätes durch eine Steuerschaltung verwendet werden. Er ist für die Belastung durch eine TTL-Schaltung entworfen. Es muß ein Abschlußwiderstand (Pull-Up- Widerstand) von 3.6KOhm verwendet werden.

Die softwarcseitige Beschreibung dieses Interrupts finden Sie im zweiten Teil dieser Dokumentation.

UHR-4

STROHVERSORGUNG

Der Adapter enthält einen kleinen Akkumulator (3.6V; 60mAh), der die Stromversorgung der Echtzeituhr sicherstellt, venn der Computer ausgeschaltet oder der Adapter nicht in Ihren NCR DECISION MATE V eingesteckt ist. Der Akkumulator vird automatisch vährend dem Betrieb des Computers geladen. Die mögliche Zeitdauer der Batterieunterstützung ist stark von der Umgebungstemperatur abhängig, bei konstant 20 Grad Celsius kann von einer Dauer von etwa 180 Tagen ausgegangen verden.

Sie sollten unter keinen Umständen versuchen, den Akkumulator von der Platine zu entfernen.

SOFTWARE

EINLEITUNG

Die Echtzeituhr ist ein Zeitzähler mit programmierbarem Alarmsignal. Die Zeiteinheiten, die von der Echtzeituhr gezählt werden sind Monate, Monatstage, Wochentage, Stunden, Minuten, Sekunden und Sekundenbruchteile.

Der Zeitpunkt für ein Alarmsignal wird in einem Satz von Speichern ("Latches") festgehalten. Durch das Besetzen einzelner oder aller Speicher mit einem "Ignoriere"-Wert ist es möglich, das Alarmsignal in wiederkehrenden Intervallen zu programmieren. Werden z.B. die Speicher für Honat. Tag des Honats und Wochentag auf "Ignoriere" gesetzt und die restlichen Speicher auf 12 Uhr Hittags programmiert, wird jeden Tag um 12 Uhr Hittags das Alarmsignal gegeben.

Außer der Zeitmessung und der Alarmfunktion bietet die Echtzeituhr folgende Leistungen:

Für den Zweck der Synchronisierung der Echtzeituhr steht ein eigenes "GO"-Befehlsregister zur Verfügung. Ein spezielles Bit ermöglicht Assemblerprogrammen eine Kontrolle, ob sich einer der Zähler während eines Lesezugriffes in Umstellung befand. Ein Lesen der Zeitzähler während des Umstellungsvorgangs kann zu einer Ungenauigkeit führen.

Die UCSD-p-Betriebssystemsoftware unterstützt die Echtzeituhr durch eine Reihe von Routinen in den Programmiersprachen BASIC, FORTRAN und Pascal. Weitergehende Information zu diesen Routinen können Sie der Dokumentation des UCSD-p-Betriebssystems entnehmen.

Selbstverständlich kann die Echtzeituhr auch unter den Betriebssystemen CP/M und MS-DOS in Assembler oder BASIC programmiert werden. Die folgenden Seiten geben Beispiele und Hinweise zur Implementierung solcher Routinen in diesen Betriebssystemen.

FORMATUMWANDLUNG

Die Speicher und Zähler der Echtzeituhr enthalten Werte im BCD-Format (Binär kodierte Dezimalzahlen). In diesem Format stellt jedes Byte zwei Stellen der Zahl, jeweils in vier Bit, dar. Die Dezimalzahl "25" wird z.B in einem Byte als 0010 0101 abgelegt, wobei die Ziffer mit der höheren Dezimalvertigkeit ("2") die oberen vier Bits belegt. Da in BASIC die Erkennung von BCD-kodierten Zahlen nicht vorgesehen ist, muß zunächst eine Ersatzdarstellung für die BCD-Zahlen errechnet werden. Für das obige Beispiel findet sich die Dezimalzahl 37, die als 00100101 binär kodiert wird.

Die Gleichung für das Umwandeln von Dezimalzahlen in eine Ersatzdarstellung für BCD-kodierte Zahlen lautet in BASIC:

Die Gleichung für das Umwandeln der Ersatzdarstellung von BCD-kodierten Zahlen in Dezimalzahlen lautet in BASIC:

DEZIMAL = INT(BCD/16)
$$\star$$
 10 + BCD HOD 16

Beispiel 1:

Umwandlung der Dezimalzahl 43 in eine BCD-kodierte Zahl:

$$BCD = INT(43/10) * 6 + 43$$
= 4 * 6 + 43
= 67

Die Ausgabe der Zahl 67 durch das BASIC Programm ergibt dasselbe Bitmuster vie die BCD-Kodierung von 43.

Beispiel 2:

Umwandlung der BCD-kodierten Zahl 67 in eine Dezimalzahl:

DEZIMAL = INT(67/16)
$$\star$$
 10 + 67 MOD 16
= 4 \star 10 + 3
= 43

Dies ist der wahre Dezimalwert des Bytes 0100 0011, das von BASIC aber als "67" gelesen wird.

Jede BCD-Zahl entspricht der Binärkodierung einer hexadezimalen Zahl, bei der keine Ziffer größer als neun ist. Dies ist von besonderer Bedeutung, falls Sie in Assembler programmieren oder hexadezimale Zahlen als Eingabewerte für ein BASIC-Programm verwenden.

ADRESSIERUNG VON REGISTERN

Die Echtzeituhr verwendet 23 Register. Ein Registerzugriff wird durch zwei zusammengehörige Befehle ausgeführt:
Der erste Befehl wählt einen der sechs Adreßspeicher aus, velche jeweils eine Gruppe von vier (Adreßspeicher 5: drei) Register verwalten. Der nachfolgende Befehl wählt eines der zum angewählten Adreßspeicher gebörigen Register und greift auf dieses zu. Die Abbildung 3.1 zeigt tabellarisch die Funktion der einzelnen Register, die Zugehörigkeit zu den Adreßspeichern und die mögliche Art des Zugriffs. (R=READ=Lesezugriff; W=WRITE=Schreibzugriff)

BADD stellt die Basisadresse des vervendeten IFSELs dar. Unter der Annahme, daß IFSEL 4B vervendet wird, ist das adressierte Port C8H (Siehe Abb. 1.3). Der zuletzt aktivierte Adreßspeicher bleibt gültig bis zur nächsten Ausgabe an das Port BADD. Dies erwöglicht den Austausch von Daten mit Register, die zu einen Adreßspeicher gehören, ohne der Notwendigkeit einer wiederholten Anwahl des Adreßspeichers. Das nachfolgende Beispiel zeigt diesen Vorgang: Zuerst wird eine Gruppe von vier Registern angewählt, dann werden die Werte für die Register der Sekunden- und Hinutenzähler auf die jeweiligen Werte in SEC und MIN gesetzt.

OUT BADD,0
OUT BADD+6,SEC
OUT BADD+7,HIN

FUNKTION	ADR.SPEICHER	REGISTER	ZUGRIFF
ZÄHLER 1/10000 SEKUNDEN	BADD, 0	BADD+4	R/W
ZÄHLER 1/100 SEKUNDEN	BADD, O	BADD+5	R/W
ZÄHLER SEKUNDEN	BADD, 0/	BADD+6	R/W
ZÄHLER HINUTEN	BADD, O	BADD+7	R/W
ZÄHLER STUNDEN	BADD, 1	BADD+4 '	R/₩
ZÄHLER WOCHENTAGE	BADD, 1	BADD+5	R/W
ZÄHLER TAGE DES MONATS	BADD, 1	BADD+6	R/W
ZÄHLER HONATE	BADD,1	BADD+7	R/W
LATCH 1/10000 SEKUNDEN	BADD,2	BADD+4	R/W
LATCH 1/100 SEKUNDEN	BADD, 2	BADD+5	R/W
LATCH SEKUNDE	BADD, 2	BADD+6	R/₩
LATCH HINUTE	BADD, 2	BADD+7	R/₩
LATCH STUNDE	BADD,3	BADD+4	R/W
LATCH WOCHENTAG	BADD,3	BADD+5	R/₩
LATCH TAG DES HONATS	BADD,3	BADD+6	R/W
LATCH HONAT	BADD,3	BADD+7	R/₩
INTERRUPT STATUS	BADD,4	BADD+4	R
INTERRUPT BEFEHL	BADD,4	BADD+5	N
RÜCKSETZEN ZÄHLER	BADD,4	BADD+6	N N
RÜCKSETZEN LATCHES	BADD,4	BADD+7	ਮ
UMSTELLUNGSKONTROLLBIT	BADD, 5	BADD+4	R
"GO" BEFEHL	BADD,5	BADD+5	W
BEREITSCHAFTSINTERRUPT	BADD,5	BADD+6	¥

Abbildung 2.1 Register der Echtzeitubr

DIE STRUKTUR DER REGISTER

Es stehen jeweils acht Register für die Zähler und für die Alarm-"Latches" zur Verfügung. Jedes Register enthält acht Bits und kann somit eine ein- oder zweiziffrige BCD-Zahl enthalten. Unbelegte Bits sind in der Abb. 2.2 durch "-" dargestellt, sie werden bei Lesezugriffen als logisch O zurückgegeben und bei Schreibzugriffen ignoriert.

ZÄHLER/LATCH		ZEHNER						
·	Bit:DO	Dl	D2	D3	Bit:D4	DS	D6	D7
1/10000 SERUNDEN	-	-	-		х	Х	х	x
1/100 SEKUNDEN	X	χ	X	X	_ X	X	X	X
SEKUNDEN	x	X	X	Χ	X	X	ጀ	_
MINUTEN	X	X	X	Χ	X	X	X	-
STUNDEN	X	X	X	X	X	X	_	-
WOCHENTAGE	x	χ	X	_	-	-	-	-
TAGE DES MONATS	x	X	X	X	X	X	-	-
ТАИОМ	х	X	X	χ	_ x_		_	

Abbildung 2.2 Bitbelegung der Zähler- und Latch-Register

PROGRAMMIERUNG DER REGISTER

Die Abbildungen 2.1 und 2.2 enthalten alle Informationen, die Sie zum Programmieren der Register benötigen. Nachfolgend finden Sie Beispiele für Zugriffe auf die Zählerregister und eine Beschreibung der Alarm-"Latches". Beachten Sie bitte, daß es nicht erforderlich ist, einen Adreßspeicher wiederholt anzuwählen, wenn nacheinander Zugriffe auf die zugeordneten Register erfolgen.

PROGRAMMIERUNG DER ZÄHLERREGISTER

Das folgende Beispiel stellt den Stundenzähler auf den in der Variable HOUR enthaltenen BCD-Wert:

OUT BADD, l (Wahl des AdreBspeichers)
OUT BADD+4, HOUR (Schreibzugriff auf den
Stundenzähler)

UHR-10

BEDIENUNGSANLEITUNG

Das folgende Beispiel liest den BCD-Wert des Stundenzählers in die Variable HOUR ein:

OUT BADD, l (Wahl des Adresspeichers)
IN (BADD+4), HOUR (Lesen des Registerinhalts
in die Variable)

PROGRAMMIERUNG DER ALARM-"LATCHES"

Die Struktur und die Zugriffsveise auf die Register der Alarm-"Latches" unterscheiden sich nicht von denen der Zählerregister. Die Echtzeituhr vergleicht den Inhalt der Latch-Register mit denen der Zählerregister und löst einen Interrupt aus, sobald alle folgenden Bedingungen erfüllt sind:

- * Es wird eine Übereinstimmung von mindestens einem Zähler-/ Alarmregister ermittelt.
- * Alle Alarmregister, die nicht übereinstimmen, sind auf den Wert "ignoriere" gesetzt.
- * Der Alarm-"Latch"-Interrupt ist aktiviert. (Siehe Abschnitt "PROGRAMMIEREN DES INTERRUPTS")

Die Register der Alarm-"Latches" können einzeln auf "ignotiere" gesetzt werden durch die jeweilige Belegung mit der Bitfolge 1100 1100 (Dezimalwert 204). Die Echtzeituhr erkennt diesen besonderen Wert, da keine BCD-kodierte Zahl existiert, bei der die oberen zwei Bits der vier-Bit-Gruppen gesetzt sind. Das folgende Beispiel setzt den Alarm-"Latch" für Minuten auf "ignoriere":

OUT BADD, 2 (Wahl des Adreßspeichers)
OUT BADD+7,204 (Schreibzugriff auf den Latch:"ignoriere")

RÜCKSETZEN DER REGISTER

Um die Zähler- und die Alarmregister einfach auf den niedrigstmöglichen Wert zu setzen, stehen jeweils spezielle Register zur Verfügung. Um die Rücksetzung zu bewirken, müssen die jeweiligen Register (Siehe Abbildung 2.1) mit dem Dezimalwert 255 besetzt werden. Beispiel:

OUT BADD,4 (Wahl des Adreßspeichers)
OUT BADD+6,255 (Rücksetzen aller Zählerregister)

PROGRAMMIERUNG DER INTERRUPTS

Zusätzlich zum bisher beschriebenen "Alarm"-Interrupt kann die Echtzeituhr auf die Erzeugung von Interrupts in den folgenden Intervallen programmiert verden:

einmal pro 1/10 Sekunde
einmal pro Sekunde
einmal pro Hinute
einmal pro Stunde
einmal pro Tag
einmal pro Woche
einmal pro Honat

Die Abbildung 2.3 zeigt die Bedeutung der einzelnen Bits im Interrupt-Befehlsregister. Ein gesetztes Bit zeigt an, daß der jeweilige Interrupt aktiviert ist.

BITPOSITION	DEZIMAL	INTERRUPTQUELLE
7	128	Honat
6	64	Hoche
5	32	Tag
4	16	Stunde
3	8	Minute
2	4	Sekunde
1	2	1/10 Sekunde
0	1	Alarm

Abbildung 2.3 Bitpositionen des Interrupt-Befehleregistere

Zuei Beispiele zeigen die Aktivierung von Interrupts:

BADD,4 BADD+5,1	(Wahl des Adreßspeichers) (Setzen des Bit O, Alarm)
BADD,4 BADD+5,24	(Wahl des Adreßspeichers) (Setzen der Bits Stunde und Minute)

Ein Interrupt-Statusregister enthält Information, welche Interrupts seit dem letzten Lesen des Statusregisters statt-gefunden haben. Die Zuordnung der Bitpositionen bzw. der Dezimalwerte entspricht der Abbildung 2.3. Beispiel:

```
OUT BADD,4 (Wahl des Adreßspeichers)
IN (BADD+4),INTSET (Einlesen in Variable INTSET)
```

Der Dezimalwert 1 in der Variable INTSET nach dem Lesen des Interrupt-Statusregisters z.B. zeigt an, daß seit dem letzten Lesen ein Alarm-Interrupt ausgelöst worden ist.

DER INTERRUPT IH BEREITSCHAFTSBETRIEB

Dieser Interrupt ist an die Erfüllung folgender Bedingungen geknüpft:

- * Die Werte aller Alarm-"Latches", die nicht mit "ignoriere" besetzt sind, stimmen mit den Werten der jeweiligen Zähler überein.
- * Der Bereitschafts-Interrupt ist aktiviert.

Der Interrupt ist aktiviert, venn das niedrigstvertige Bit des zugehörigen Registers (Siehe Abb. 2.1) gesetzt ist. Dieser Interrupt vird vom Interrupt-Steuerregister nicht beeinflußt. Beispiel:

```
OUT BADD,5 (Wahl des Adreßspeichers)
OUT BADD+6,1 (Aktivieren des Ber.Interrupts)
bzw.
OUT BADD+6,0 (Rücksetzen des Ber.Interrupts)
```

UMSTELLUNGSKONTROLLBIT

Dieses Bit vird in einem eigenen Register (Siehe Abb.2.1) gespeichert und vird von der Echtzeitubr gesetzt, venn sich eines der Zählerregister gerade in Umstellung befindet. Dieses Bit ist insbesondere von Bedeutung für Assembler-Programme, die ein hohes Maß an Zeit-Einlesegenauigkeit erfordern. Solche Programme sollten dieses Bit abfragen und einen Lesezugriff auf einen Zähler viederholen, falls dieses Bit gesetzt var.

DER "GO"-BEFEHL

Mithilfe dieses Befehls kann der Ablauf der Echtzeituhr genau gestartet werden. Ein Schreibzugriff auf das Register, das diesen Befehl enthält, bewirkt die Rücksetzung der Zähler 1/10000, 1/100, 1/10 und 1/1 Sekunde. Falls der Wert des Zählers für ganze Sekunden zum Zeitpunkt der Rücksetzung größer als 40 ist, wird der Minutenzähler um eins erhöht. Andernfalls ist der Minutenzähler nicht betroffen.

Der Ablauf der Synchronisierung der Echtzeituhr auf die Zeit 15 Uhr 12 Minuten ist z.B. wie folgt:

- 1. Setzen der "langsameren" Zähler für Stunden und Minuten auf die Werte 15 bzv. 12.
- 2. Setzen des Sekundenzählers auf den Wert "O"
- 3. Wahl des Adresspeichers: OUT BADD, 5
- 4. Vorausgesetzt, daß der Wert "l" um genau 15 Uhr 12 in den "GO"-Befehlsregister geschrieben wird und seit der Nullsetzung des Sekundenzählers weniger als 40 Sekunden vergangen sind, wird die Echtzeituhr genau auf 15 Uhr 12 synchronisiert: OUT BADD+5,1

Die genaue Einstellung der Echtzeituhr ist nur in Assembler-Programmen möglich, da diese die unmittelbarste Ausführung eines Programmausgabebefehls gewähren. Für Programmierer, die die größtmögliche Synchronisations-Genauigkeit erzielen möchten, ist die Arbeitsfrequenz der Prozessoren des NCR DECISION MATE V von Bedeutung:

8-Bit (280A) - 4MHz 16-Bit (8088) - 5MHz

SOFTWAREBEISPIELE

Der folgende Abschnitt zeigt anhand zweier Beispiele die Programmierung der Echtzeituhr in BASIC. Auch Assembler-Programmierern werden diese Beispiele nützlich sein, da die grundsätzlichen Ein-/Ausgabebefehle an die Echtzeituhr auch in der höheren Programmiersprache verständlich sind.

Das erste Beispiel zeigt wie die Uhrzeit und das Tagesdatum eingestellt und abgefragt werden. Außerdem wird ein Test durchgeführt, um die verwendete IFSEL-Nummer zu ermitteln und davon die korrekte Basisadresse abzuleiten und auf der Diskette zu speichern.

Das zweite Beispiel zeigt das setzen der Alarm-Zeit und ermöglicht die Ausgabe eines Alarmtextes. Die Basisadresse wird von der Diskette gelesen.

Die Programme sind unter den Betriebssystemen CP/M und MS-DOS lauffähig.

L

BEISPIEL 1

ZWECK: STELLEN DER BOHTZEITUHR, ANZEIGEN VON DATUM UND UHRZETT.

BESCHRELBUNG DES PROGRAMS:

ZEILENNR.: KURZEESCHREIBUNG:

- 50 100 ROUTINE ZUR DHANDLING VON DEZIHAL ZU BOD UND ZURÜCK
- 110 130 SPRING IN DIE TESTROUTINE DER BOHTZEITURR (STEHE 1140)
- 140 210 ALESCARE EINES BILLESCHIRTHENÜS: WAHL ZWISCHEN STELLEN, AEFRAGEN DER ZEIT ODER ENDE DES PROGRAMS
- 220 380 EINGABE DER ZEIT DND DES DATUMS. EINGABEN AUSSERRALB DES VERTEBEREIGNS VERDEN ERKANNT.
- 390 460 DEZIHAL EINCECEENE DATEN WERDEN IN BCD VERNANDELT.
- 470 550 DIE UNGEWANDELIEN WERDE WERDEN IN DIE REGISTER DER BOHT-ZETTUER EINGETRAGEN.
- 560 700 ZEIT UND DATUM WERDEN VON DER ECHIZEITUHR ABGEFRAGT. EINE UMSTEILLING DER UHR VON 59 SEKUNDEN AUF 00 SEKUNDEN WIRD ÜBERNACHT. ANSCHLIESSEND WERDEN DIE ERMITTELIEN WERTE VON BOD NACH DEZIMAL UMGEKANDELT. "FLAG" IST EIN SCHALTER FÜR DIE BILLBOHLRAUSGABE DER ZEIT UND DES DATUMS BEIM ERSTEN SCHLEIFENTURGEGNG.
- 710 820 AUSCARE DES DATURS UND DER ZEIT DIM KORREKTEN FORMAT. WOCHENTAG- UND HONATWERTE WERDEN HIT NAMEN ANGEZEIGT.
- 830 880 ABFRACE, OB DER ANWENDER DAS PROCRAMM VERLASSEN MÖCHTE.
- 890 980 UMHANDILING VOM WOCHENTAG-WERT IN DEN WOCHENTAG-NAMEN.
- 990 1130 UHWANDLING VON MONATS-HERT IN DEN HONATS-NAMEN.

DIESES UNTERPROCRAMM KONTROLLLERT, OB DIE ECHTZEITUHR ZUR VERFÜCLIG STEMT. EIN AUSGEWÜHLTES ALARH-"LATCH"-RECISTER WIRD HIT EINEM WERT BESCHRIEBEN. DIE ECHTZEITUHR IST VERFÜGEAR, WENN EINE ANSCHLIESSENDE ABFRAGE DES RECISTERS DENSELBEN WERT ZURÜCKCIBT, DER VORHER GESCHRIEBEN WURDE. FALLS DIE BASISADRESSE DES PORTS FALSCH IST, WIRD EINE TABELLE ALLER I/O PORTADRESSEN ANGEZEIGT. ES KANN DER KORREKTE WERT EINGEGEBEN WERDEN, EINE ABFRAGE FINDET

DIE STANDARDWREINSTELLING DER PORTADRESSE IST DEZIHAL 200 OHEXADEZIHAL C8 WN IFSEL 4B). DIESE PORTADRESSE WIRD AUF DER DISKETTE GESPEICHERT, SIE WIRD WIM BEISPIELPROGRAMM 2 WN DORT ABGZIESEN.

1490 - 1530 ROUTINEN ZUR ZEIGERPOSITIONIERUNG UM EINE KORREKT FORMA-TIERTE AUSGAPE ZU ERZIELEN.

```
10 REM
                    EXAMPLE - 1
20 REM SET AND CET TIME TO/FROM REAL TIME CLOCK
30 REH
                      K803
40 REM -
50 FEM DEFIDIE A FUNCTION TO CONVERT FROM DECIMAL TO BOD
60 DEF FNTOBOD(X)=(X\10) *6+X
80 REM DEFINE A FUNCTION TO CONVERT FROM BOD TO DECIMAL
90 DEF FNTODEC(X)=(X\16)*10 + X HOD 16
100 REM
110 REM COTO RTC AVAILABLE
120 00SUB 1140
130 REH
140 PRINT: PRINT " FUNCTION SELECTION: "
150 PRINT " 1 - SET TIPE TO RIC "
160 PRINT # 2 - ŒT TIME FROM RIC *
170 PRINT " 3 - EXIT PROGRAY "
180 551
190 INPUT " ",A
200 ON A 00TO 220,550,1540
210 PRINT " ? ";:00TO 190
220 REM CLEAR SCREEN AND GET TIME FROM KEYBOARD
230 REM ~
240 PRINT CHR$(26); "PLEASE EVIER THE FOLLOWING DATA!"
250 PRINT
```

```
260 INPUT "
                    HONTH (1-12):";MIH
270 IF MIHC1 OR MIHD 12 0010 260
280 INPUT "DAY OF WEEK (1-7 SUN=1):"; DOW
290 IF DOWN OR DOWN 00TO 280
300 INPUT " DAY OF HONTH (1-31):"; DOM
310 IF DOHK1 OR DOHD31 00TO 300
320 PRINT
730 INPUT "
                     HOUR (0-23):";HR
340 IF HR40 OR HR023 00170 330
350 INPUT " MINUTES (0-59):";MIN
360 IF HINGO OR HINDS9 00TO 350
370 INPUT " SECONDS (0-59):";SEC
380 IF SECO OR SEC > 59 00TO 370
390 REM CONVERT REAL TIME AND DATE FROM DECIMAL TO BOD
400 REM -
410 MIH=FNTOBOD(MIH)
                         'CONVERT HONTH
450 DOH-ENIOSOD(DOH)
                           'CONVERT DATE
                           'CONVERT DAY OF WEEK
430 DON=ENTOBOD(DON)
440 HR=FNTOBOD(HR)
                           'CONVERT HOUR
450 KDN=FNTOBOD(KDN)
                           'CONVERT HINUTES
460 SEC=NTOBOD(SEC)
                          'CONVERT SECOND
470 REM SET REAL TIME AND DATE AS ENTERED
480 REM -
490 OUT BADD, 1: OUT BADD+7, MIH
                                  HIMOH TES!
                                    'SET DAY OF HONTH
500
                OUT BADDY6, DOH
                OUT BADD+5, DOW
                                    'SET DAY OF WEEK
510
520
                OUT BADD+4.HR
                                    'SET HOUR
530 OUT PADD, O: OUT PADD+7, HIN
                                    'SET HINUTES
                OUT BADD+6,SEC
                                    STANCES TES!
540
550 REM
560 REM CET TIME AND DATE FROM RTC
570 REM -
580 PRIDIT CHR$(26) 'CLEAR SCREEN AND CURSOR HOME
585 LI=0: PO=0: COSUB 1520: PRINT "ENTER 'Q' TO QUIT PROGRAM"
590 FLAG=0
600 REM CET TIME AND PRINT ONCE PER SECOND
610 OUT BADD, 0: X=INP(BADD+6): SEC=FNTODEC(X)
                                                'READ SECOND
620 IF SEC-59 THEN ADDSEC-0 ELSE ADDSEC-SEC+1
                                                'SET POLLOVER CHECK
630 OUT BADD, 0: X=DVP(BADD+6): SEC=FNTODEC(X) 'READ SECONDS
640 IF SECONDESEC 0010 630
                                 "IF A SECOND HAS PASSED, CET THE TIME
650 OUT BADD, 0: X=DNP(BADD+7): MIN=FNTODEC(X) 'CET MINUTE
660 OUT BADD, 1: X=DVP(BADD+4): HR=FNTODEC(X)
                                                'CET HOURS
```

```
670 X=INP(BADD+5): DON=FNTODEC(X)
                                      'CET DAY OF WEEK
680 X=INP(BADD+6): DOM=NTODEC(X)
                                      'CET DAY OF HONTH
690 X=INP(BADO+7): MIH=FNTODEC(X)
                                      HIMON TED!
700 IF ADDSECSO AND FLACE 1 00TO 800
710 REM PRINT REAL TIME AND DATE
720 REM -
730 PRINT CHR$(30); PRINT CHR$(23) 'CURSOR HOME & CLEAR DAD OF LINE
740 ON DOH COSUB 910,920,930,940,950,960,970
750 ON MITH COSUB 1010, 1020, 1030, 1040, 1050, 1060, 1070, 1080, 1090, 1100, 1110,
760 PRINT "DATE: "; DOH$;", "; MIH$; " "; DOM;
770 LI=2: PO=40: 005UB 1520
                                                   'POS. HR, MIN
780 PRINT USING "TIME: # : # :";HR, MIN
790 FLAC=1
800 LI=2: PO=55: 00SUB 1520: PRONT CHR$ (23)
                                                  'CLEAR END OF LINE
810 LI=2:P0=55: 00SUB 1520
                                                   'POS. SEC
820 PRINT SEC:
830 REM QUIT PROGRAM ?
840 REM -
$1234E2 053
860 IF SEL$="Q" 00TO 140
870 0000 620
880 RDM
890 REM CONVERT DAY OF WEEK MUMBERS TO DAY OF WEEK NAMES
900 REM -
910 DONE="Sunday": RETURN
920 DON'S="Honday": RETURN
930 DOWS="Theoday": RETURN
940 DOW$="Wednesday": RETURN
950 DOW$="Thursday": RETURN
960 DOWS-"Fridzy": RETURN
970 DOW$="Saturday": RETURN
980 REM
990 REH CONVERT HONTH MAYEERS TO HONTH NAMES
1000 RDM ----
1010 MIHS="January": RETURN
1020 HIH$="February": RETURN
1030 MIH$="March": RETURN
1040 HIH = "April": RETURN
1050 MIH$="Hay": RETURN
1060 MIH$="June": RETURN
1070 MIH$="July": RETURN
```

```
1080 MIH$="August": RETURN
1090 MIH$="September": RETURN
1100 MIH$="October": RETURN
1110 MIH$="November": RETURN
 1120 MIH$="December": RETURN
1130 REM
1140 REM RIC AVAILABLE ? TEST
1150 REM --
1160 REM
1170 REM DEFAULT BADD = 200 DEC
 1180 BADD=200
 1190 OUT BADD, 3: X=INP(BADD+7)
 1200 OUT BADD+7.11
 1210 T=INP(EADD+7)
 1220 OUT BADD+7,X
 1230 IF T=11 THEN COTO 1430
 1240 PRINT CHR$(25)
 1250 PRINT "TABLE FOR BASE PORT ADDRESS (BADD):"
 1260 PRINT
 1270 PRINT "IFSEL- BADO
                             BADD
 1280 PRINT "SHITCH (HEX)
                            (DEC)
 1290 PRINT "-
 1300 PRINT "0-A
                     60
                             96"
 1310 PRINT "0-B
                            104"
                   68
 1320 PRINT "1-A
                     70
                            112"
 1330 PRINT "1-B
                     78
                            120°
 1340 PRINT "2-A
                            48n
                     30
 1350 PRINT "2-B
                             56"
                     38
 1360 PRINT "3-A
                     B0
                             176"
 1370 PRINT "3-B
                     83
                             184"
 1380 PRINT "4-A
                     \infty
                             192m
 1390 PRINT "4-B
                     C8
                             200"
 1400 PRINT
 1410 DAPUT "DAPUT THE BASE PORT ADDRESS (DEC) OF THE RTC (SEE TABLE):",
     PADO
 1420 IF BADD=96 OR BADD=104 OR BADD=112 OR BADD=120 OR BADD=48 OR
     PADD=56 OR BADD=176 OR BADD=184 OR BADD=192 OR BADD=200 THEN
     0070 1190
     ELSE 00TO 1410
 1430 PRINT CHR$(26)
 1440 PRINT "RTC AVAILABLE ON PORT ADDRESS (DEC): " : BADO
 1450 PRINT
UHR-20
```

1460 BADDS=STRS(BADD): OPEN "O"./1."BADD": WHITE /1.BADDS: CLOSE /1

1470 RETURN

1480 REH

1490 REH CURSOR POS

1500 RDH -----

1510 REH

1520 PRINT CHR\$(27); CHR\$(61); CHR\$(32+LI); CHR\$(32+PO);

1530 RETURN

1540 END

BRISPIEL 2

ZWECK: DIESES PROGRAM ZEIGT DIE UNIZEIT UND DAS DATUM AN UND

ERLAUST DAS SETZEN DER ALARY-"LATCHES". SOBALD EIN ALARYZEITPUNKT ERREICHT WIRD, ERFOLGT DIE AUSGABE EINER

HELDING.

BESCHREIBUNG DES PROGRAMAS:

ZEILENNR.: RURZESCHRELEUNG:

- 50 90 ROUTINE ZUR UMVANTELING VON DEZIDVALZAHLEN IN BCD-ZAHLEN UND ZURÜCK.
- 100 110 PORTADRESSE (STANDARDVOREINSTELLING) WIRD VON DER DISKETTE GELESEN.
- 120 160 RUCKSEIZUNG DER ALARY-"LATCH"-REGISTER DER ECHTZEITUHR.
- 170 500 ZEIT- UND DATUMAZEIGE DER BCHTZEITUHR WIE IN BEISPIEL 1.
 ZUERST WIRD UM EINE EINSTELLUNG DER ALARMZEIT GEBETEN. DAS
 VORLLEGEN EINES ALARMS WIRD ABGEFRAGT. BEIM VORLLEGEN
 EINES ALARMS WIRD EINE NACHRICHT AUSGEGEBEN. UM EINE KORRPKT FORMATIERTE AUSGABE ZU ERZIELEN WIRD "PRINT USDIG"
 VERWENDET.
- 510 620 AEFRACE, OB TASTATUREINCABE VORLIECT DURCH DIE HAUPT-SCHLEIFE, DIE SEXUNDEN ANZEIGT. 'Q'-BEENDEN DES PROCRAM'S, "'A'-ALARM. ZUSÄTZLICH WIRD DER ALARM AKTIVIERT.
- 630 720 UHWANDILING VOM HOCHENTAG-HERT EN DEN HOCHENTAG-NAMEN.

- 730 870 UHWANDILING VOH HONAT-WERT IN DEN HONAT-NAHEN.
- 880 1170 DIESE ROUTINE WIRD AUFGERUFEN, WENN SIE DEN ALARM STELLEN HÖCHTEN. ZUERST WIRD DER ALARM, FALLS GESEIZT, UNWIRKSAM GEMACHT UND DIE WERTE DES VORHERIGEN ALARMS GELÖSCHT. EINE BILDSCHIRMANZEIGE ERBITTET DIE EINCABE DES DATUMS, DER ZEIT UND EINER NACHRICHT. UNKORREKTE WERTE WERDEN ABGEFANGEN. LEEREINCABE VON CRO EEMIRKT DIE BELERING DER ALARM-"LATCH"-REGISTER MIT "TONORLERE".
- 1180 1300 DARSTELLING DES ALARVÆTTPUNKTES IM KORREKTEN FORMAT.
- 1310 1390 UMANDLING DES DEZDALDERTES IN BCD. "TONORIERE" BELEGT DIE LATCHES HIT 204 DEZDAL = 11001100 BINÄR.
- 1400 1490 SEIZEN DER ALARMLATCHES HIT DEN ERMITTELIEN WERTEN, AUSCABE DER AKTUELLEN ZEIT UND DES DATUS
- 1500 1610 UNTERROUTINE ZUR AUSCABE DER ALARM-NACHRICHT UND ERZEDGING EINES AKUSTISCHEN SIQNALS.
- 1620 1650 POSITIONIERLING DER SCHREIBMARCE (CURSOR)
- 1660 1670 LÖSCHEN BIS ENDE BILDSCHLRM
- DEF PRITODEC(X)=(X\16)*10 + X MOD 16
- 100 OPEN "I", \$1, "BADD" : INPUT \$1, BADD\$: BADD=VAL(BADD\$) : CLOSE \$1
- 110 REM
- 120 REH LATCH RESET
- 130 RDM ----
- 140 OUT BADD, 4
- 150 OUT BADD+7,255
- 160 REM

UHR-22

```
170 FIX CET TIME AND DATE FROM RIC
180 RD1 ----
190 REM
200 PRINT CHR$ (26)
                        'CLEAR SCREEN AND CURSOR HOME
210 LI=0 : PO=0 : 00SUB 1610
220 PRINT "ENTER 'A' TO SET ALARM, 'Q' TO QUIT PROGRAM "
230 FLAG=0
240 REM CET TIME AND PRINT CACE PER SECOND
250 OUT BADD, 0: X=INP(BADD+6): SEC=FNTODEC(X) 'READ SECOND
260 IF SEC=59 THEN ADDSEC=0 ELSE ADDSEC=SEC+1 'SET ROLLOVER CHECK
270 OUT BADD, 0: X=INF(BADO+6): SEC=FMTODEC(X) READ SECONDS
280 REM DETECT FOR ALARM
290 OUT PADD,4 'INT. CONTR./STATUS REC.
300 XX=DMP(BADD+4) 'READ INT. STATUS REC.
310 IF XXXXX THEN COSUB 1500 'DISPLAY THAT INT. HAS COCURRED
320 IF SECONDESEC COTO 270 'IF A SECOND HAS PASSED, CET THE TIME
330 OUT BADD, 0: X=INP(BADD+7): HID = 71 TODEC(X) CET HINUTE
340 OUT BADD, 1: X=DIP(BADD+4): HR=PNTODEC(X)
                                                 'CET HOURS
350 X=INP(BADD+5): DOH=FNTODEC(X) 'CET DAY OF WEEX
360 X=DNP(BADD+6): DDY=FNTOCEC(X)
                                     HINDH 3D YAU TED!
                                     ICET HONTH
370 X=DP(BADD+7): HTH=71700ED(X)
380 IF ADDSECOO AND FLAG=1 00TO 470
390 REM PRINT PEAL TIME AND DATE
400 PRINT CHR$(30): PRINT CHR$(23)
                                      "CUPSOR HOME & CLEAR LINE
410 ON DOH COSUB 650,660,670,680,690,700,710
420 ON MTH COSUB 750,760,770,780,790,800,810,820,830,840,850,860
430 PRINT "DATE: ", DONS;", ", MIHS, DOM;
440 LI=2: PO=55: COSUB 1610
                                      'POS. HR,HON
450 PRINT USING "TIME: A : A : ";HR, MIN
460 FLAG=1
470 LI=2 :PO=70: 0050B 1610: PRINT CHR$ (23) 'CLEAR DID OF LINE
480 LI=2 :PO=70: 00SUB 1610
                                               'POS. SEC
490 PRIDIT USING * MATE SEC:
500 REM
510 REM QUIT PROGRAM ? OR SET LATCHES ?
520 ROM -
530 SEL$-INKEY$
540 IF SEL$="Q" 00TO 1680
550 IF SELS="A" THEN 00TO 880
                                 'ENTRY FOR LATCH
560 REM ENABLE INTERRUPT ON LATCH ALARM
570 OUT BADD, 4 'INT. CONTR.& STATUS FOC.
580 OUT BADD+5,1 'SELECT INT. CONTR. REC & BNABLE ALARM
```

```
590 REM
600 REM
610 0000 250
                    WAIT FOR NEXT SEC
620 REM
630 REM CONVERT DAY OF NEEK NUMBERS TO DAY OF NEEK NAMES
640 REM -
650 DOWS="Sunday": RETURN
660 DOWS="Hooday": RETURN
670 DOW$="Tuesday": RETURN
680 DOW$="Wednesday": RETURN
690 DOW$="Thursday": RETURN
700 DOW$="Friday": RETURN
710 DOW = "Saturday": RETURN
720 REM
730 REM CONVERT HONTH NUMBERS TO NAMES
740 REM -
750 MIHS="January": RETURN
760 MIH$="February": RETURN
770 MIH$="Harch": RETURN
780 MIH$="April": RETURN
790 MIHS="Hay": RETURN
800 MIH$="June": RETURN
810 MIH$="July": RETURN
820 MIH$="August": RETURN
830 MIHS="September": RETURN
840 MIH$="October": RETURN
850 MIHS="November": RETURN
860 MIHS="December": PETURN
870 REM
880 REMSET LATCH
890 REM -
900 OUT BADD, 4: OUT BADD+5,0: YY=INP(BADD+4) 'DISABLE ALARH,
  CLEAR INT.
910 LI=8: PO=0: COSUB 1610: COSUB 1660 'CURSOR POS. & CLEAR END OF
   SCREEN
920 PRINT TAB(10): "ENTER ALARH - CR = Don't care"
940 INPUT "DAY OF WEEK (1-7 SIN=1):"; LDOH$: LDOH=VAL(LDOH$)
950 IF LEN(LOOK$)=0 00TO 970
960 IF LDOW(1 OR LDOW)7 THEN PRENT CHR$(11) CHR$(23);:00TO 940
970 INPUT "
                     MONTH (1-12):"; LMTH$: LMTH=VAL(LMTH$)
980 IF LEN(LMIH$)=0 00TO 1000
```

UHR-24

```
990 IF LMIH(1 OR LMIHD12 THEN PRINT CHR$(11) CHR$(23);:00TO 970
              DAY OF HONIH (1-31):":LDOYS:LDOY=VAL(LDOYS)
1010 IF LEN(LDOY$)=0 00TO 1030
1020 IF LIDOHK1 OR LIDOHO31 THEN PRENT CHR$(11) CHR$(23);:00TO 1000
1030 PRINT
1040 DPUT "
                       HOUR (0-23):"; LHRs: LHR=VAL(LHRs)
1050 IF LEN(LARS)=0 00TO 1070
1060 IF LHRKO OR LHRUZ3 THEN PRENT CHR$(11) CHR$(23);:00TO 1040
1070 INPUT "
                    MONUTES (0-59):"; LMON$: LMON=VAL(LMON$)
1080 IF LEN(LMIN$)=0 00TO 1100
1090 IF LHINKO OR LHIN>59 THEN PRINT CHP$(11) CHP$(23);:0070 1070
1100 INPUT "
                    SDD (0-59):"; LSD : LSD = VAL (LSD : )
1110 IF LEN(LSECS)=0 00TO 1130
1120 IF LSECKO OR LSEC/59 THEN PRENT CHR$(11) CHR$(23);:00TO 1100
1130 PRINT: INPUT " ALARYMESSAGE (HAX.50): "; MESSAGES
1140 ON LDON COSUB 650,660,670,680,690,700,710
1150 ON LIMITH COSUB 750,760,770,780,790,800,810,820,830,840,850,860
1160 COSUB 1610 : COSUB 1660 CUPSOR POS. & CLEAR END OF SCREEN
1170 REH
1180 REM DISPLAY FLARH TIPE & DATE
1190 REH -
1200 LI=3 : PO=0
1210 COSUB 1610 : PRIDIT CHR$(23) CURSORPOS. & QUEAR LINE
1220 PRINT "ALARM:".
1230 IF LEN(LDOH$)=0 THEN PRINT "---," D.SE PRINT DOH$;",",
1240 IF LEN(LYTHS)=0 THEN PRINT "-".ELSE PRINT MIHS.
1250 IF LEN(LUCYS)=0 THEN PRIDIT " -", ELSE PRINT " "; LUCYS,
1260 LI=4: PO=61 : 00SUB 1610
                                   'CURSOR PCS.
1270 IF LEN(LHR$)=0 THEN PRINT LEDIX "4 :";"-",
      PLSE PRINT USING "# :"; VAL(LHR$),
1280 IF LEN(LHIN$)=0 THEN PRINT USING " & :";"-".
      ELSE PRINT USDEG " A# :"; VAL(LYIN$),
1290 IF LEN(LSECS)=0 THEN PRINT USING " &":"-".
      ELSE PRINT USING " ##": VAL(LSEC$);
1300 REM
1310 REM CONVEXT DATA TO BOD, DETERHIDE (DON'T CARE) LOCATIONS
1320 RDH --
1330 IL PO(MIH?)=0 IMEN MIH=504 ETZE MIH=JULGEO(MIH)
1340 IF LEN(LOOK$)=0 THEN LOOK=204 ELSE LOOK=PNTOBOD(LOOK)
1350 IF LEN(LDOM$)=0 THEN LDOM=204 ELSE LDOM=INTOBOD(LDOM)
1360 IF LEN(LHR$)=0 THEN LHR=204 ELSE LHR=FNTOBOD(LHR)
1370 IF LEN(LMIN$)=0 THEN LMIN=204 ELSE LMIN=PROBCD(LMIN)
```

```
1380 IF LEN(LSEC$)=0 THEN LSEC=204 ELSE LSEC=FNTOBCD(LSEC)
1390 REM
1400 REM SET TIMES AND (DON'T CARES) INTO THE RTC LATCHES
1410 ROM -
1420 OUT BADD, 2 : OUT BADD+6, LSEC
1430
                  OUT BADD+7, LHIEN
1440 OUT BADD, 3 : OUT BADD+4, LHR
1450
                  OUT BADD+5, LDOW
1460
                  OUT BADD+6, LDOH
                  OUT BADD+7, LMTH
1470
1480 FLAG=0: COTO 250 WAIT FOR NEXT SEC
1490 REH
1500 REH CUTPUT MESSAGE
1510 REM ----
1520 LI=20: PO=0
1530 005UB 1610 : PRINT ; MESSACES;
1540 RESTORE
1550 FOR I=1 TO 4
1560 READ TRE, VOL
1570 PRINT CHR$(27); CHR$(77); CHR$(32+TRE); CHR$(32+VOL);
1580 DATA 20,10,30,10,40,00,30,5
1590 NEXT
1600 RETURN
1610 REM
1620 REM CURSOR POSITION
1630 RSM -
1640 PRINT CHR$(27); CHR$(61); CHR$(32+LI); CHR$(32+PO);
1650 RETURN
1660 PRINT CHR$(27);CHR$(121)
1670 RETURN
1680 END
```

INFORMATION FÜR ASSEMBLER PROCRAMMIERER

Das Lesen des Interrupt-(Unterbrechungs-)Status-Registers löscht dieses Register. Das Interrupt-Status-Register könnte genau dann gelesen werden, wenn ein Interrupt auftritt. Das kann eine Störung verursachen und der Interrupt könnte vom Lesekommando übersehen werden. Vergewissern Sie sich, daß in Assemblerprogrammen das Interrupt-Status-Register dann gelesen wird, wenn kein Interrupt erwartet wird.

Beispiel:

INSTAT LESE ZÄHLER 1/1000 SEK. IN ALPHA

LESE UMSTELLUNGKONTROLLBIT (ROLLOVER-BIT)

WENN UMSTELLUNGKONTROLLBIT = 1, SPRUNG NACH INSTAT

LOOP LESE ZÄHLER 1/1000 SEK. IN BETA

LESE UMSTELLUNGKONTROLLBIT

WENN UMSTELLUNGKONTROLLBIT = 1, SPRUNG NACH LOOP

WENN ALPHA = BETA. SPRUNG NACH LOOP

WARTE 0.1 HS. *

LESE INTERRUPT STATUS REGISTER

^{* &}quot; Nächster Interrupt kann nach 0,9 ms auftreten.

